/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32HG/Include/ |
D | efm32hg_prs.h | 274 #define _PRS_CH_CTRL_SOURCESEL_TIMER0 0x0000001CUL /**< Mode TIM… macro 288 #define PRS_CH_CTRL_SOURCESEL_TIMER0 (_PRS_CH_CTRL_SOURCESEL_TIMER0 << 16) /**< Shifted …
|
D | efm32hg110f32.h | 1739 #define _PRS_CH_CTRL_SOURCESEL_TIMER0 0x0000001CUL /**< Mode TIM… macro 1752 #define PRS_CH_CTRL_SOURCESEL_TIMER0 (_PRS_CH_CTRL_SOURCESEL_TIMER0 << 16) /**< Shifted …
|
D | efm32hg110f64.h | 1739 #define _PRS_CH_CTRL_SOURCESEL_TIMER0 0x0000001CUL /**< Mode TIM… macro 1752 #define PRS_CH_CTRL_SOURCESEL_TIMER0 (_PRS_CH_CTRL_SOURCESEL_TIMER0 << 16) /**< Shifted …
|
D | efm32hg210f32.h | 1739 #define _PRS_CH_CTRL_SOURCESEL_TIMER0 0x0000001CUL /**< Mode TIM… macro 1752 #define PRS_CH_CTRL_SOURCESEL_TIMER0 (_PRS_CH_CTRL_SOURCESEL_TIMER0 << 16) /**< Shifted …
|
D | efm32hg210f64.h | 1739 #define _PRS_CH_CTRL_SOURCESEL_TIMER0 0x0000001CUL /**< Mode TIM… macro 1752 #define PRS_CH_CTRL_SOURCESEL_TIMER0 (_PRS_CH_CTRL_SOURCESEL_TIMER0 << 16) /**< Shifted …
|
D | efm32hg222f32.h | 1739 #define _PRS_CH_CTRL_SOURCESEL_TIMER0 0x0000001CUL /**< Mode TIM… macro 1752 #define PRS_CH_CTRL_SOURCESEL_TIMER0 (_PRS_CH_CTRL_SOURCESEL_TIMER0 << 16) /**< Shifted …
|
D | efm32hg222f64.h | 1739 #define _PRS_CH_CTRL_SOURCESEL_TIMER0 0x0000001CUL /**< Mode TIM… macro 1752 #define PRS_CH_CTRL_SOURCESEL_TIMER0 (_PRS_CH_CTRL_SOURCESEL_TIMER0 << 16) /**< Shifted …
|
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32WG/Include/ |
D | efm32wg_prs.h | 400 #define _PRS_CH_CTRL_SOURCESEL_TIMER0 0x0000001CUL /**< Mo… macro 424 #define PRS_CH_CTRL_SOURCESEL_TIMER0 (_PRS_CH_CTRL_SOURCESEL_TIMER0 << 16) /**< Sh…
|
D | efm32wg880f128.h | 2038 #define _PRS_CH_CTRL_SOURCESEL_TIMER0 0x0000001CUL /**< Mo… macro 2061 #define PRS_CH_CTRL_SOURCESEL_TIMER0 (_PRS_CH_CTRL_SOURCESEL_TIMER0 << 16) /**< Sh…
|
D | efm32wg890f256.h | 2038 #define _PRS_CH_CTRL_SOURCESEL_TIMER0 0x0000001CUL /**< Mo… macro 2061 #define PRS_CH_CTRL_SOURCESEL_TIMER0 (_PRS_CH_CTRL_SOURCESEL_TIMER0 << 16) /**< Sh…
|
D | efm32wg895f128.h | 2038 #define _PRS_CH_CTRL_SOURCESEL_TIMER0 0x0000001CUL /**< Mo… macro 2061 #define PRS_CH_CTRL_SOURCESEL_TIMER0 (_PRS_CH_CTRL_SOURCESEL_TIMER0 << 16) /**< Sh…
|
D | efm32wg895f256.h | 2038 #define _PRS_CH_CTRL_SOURCESEL_TIMER0 0x0000001CUL /**< Mo… macro 2061 #define PRS_CH_CTRL_SOURCESEL_TIMER0 (_PRS_CH_CTRL_SOURCESEL_TIMER0 << 16) /**< Sh…
|
D | efm32wg895f64.h | 2038 #define _PRS_CH_CTRL_SOURCESEL_TIMER0 0x0000001CUL /**< Mo… macro 2061 #define PRS_CH_CTRL_SOURCESEL_TIMER0 (_PRS_CH_CTRL_SOURCESEL_TIMER0 << 16) /**< Sh…
|
D | efm32wg295f256.h | 1985 #define _PRS_CH_CTRL_SOURCESEL_TIMER0 0x0000001CUL /**< Mo… macro 2008 #define PRS_CH_CTRL_SOURCESEL_TIMER0 (_PRS_CH_CTRL_SOURCESEL_TIMER0 << 16) /**< Sh…
|
D | efm32wg280f128.h | 1985 #define _PRS_CH_CTRL_SOURCESEL_TIMER0 0x0000001CUL /**< Mo… macro 2008 #define PRS_CH_CTRL_SOURCESEL_TIMER0 (_PRS_CH_CTRL_SOURCESEL_TIMER0 << 16) /**< Sh…
|
D | efm32wg280f256.h | 1985 #define _PRS_CH_CTRL_SOURCESEL_TIMER0 0x0000001CUL /**< Mo… macro 2008 #define PRS_CH_CTRL_SOURCESEL_TIMER0 (_PRS_CH_CTRL_SOURCESEL_TIMER0 << 16) /**< Sh…
|
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32FG1P/Include/ |
D | efr32fg1p_prs.h | 894 #define _PRS_CH_CTRL_SOURCESEL_TIMER0 0x0000001CUL /**< Mode… macro 912 #define PRS_CH_CTRL_SOURCESEL_TIMER0 (_PRS_CH_CTRL_SOURCESEL_TIMER0 << 8) /**< Shif…
|
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32PG1B/Include/ |
D | efm32pg1b_prs.h | 894 #define _PRS_CH_CTRL_SOURCESEL_TIMER0 0x0000001CUL /**< Mode… macro 912 #define PRS_CH_CTRL_SOURCESEL_TIMER0 (_PRS_CH_CTRL_SOURCESEL_TIMER0 << 8) /**< Shif…
|
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32FG13P/Include/ |
D | efr32fg13p_prs.h | 992 #define _PRS_CH_CTRL_SOURCESEL_TIMER0 0x0000003CUL /… macro 1018 #define PRS_CH_CTRL_SOURCESEL_TIMER0 (_PRS_CH_CTRL_SOURCESEL_TIMER0 << 8) /…
|
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32BG13P/Include/ |
D | efr32bg13p_prs.h | 992 #define _PRS_CH_CTRL_SOURCESEL_TIMER0 0x0000003CUL /… macro 1018 #define PRS_CH_CTRL_SOURCESEL_TIMER0 (_PRS_CH_CTRL_SOURCESEL_TIMER0 << 8) /…
|
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32GG12B/Include/ |
D | efm32gg12b_prs.h | 1094 #define _PRS_CH_CTRL_SOURCESEL_TIMER0 0x0000003CUL /… macro 1134 #define PRS_CH_CTRL_SOURCESEL_TIMER0 (_PRS_CH_CTRL_SOURCESEL_TIMER0 << 8) /…
|
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32PG12B/Include/ |
D | efm32pg12b_prs.h | 1022 #define _PRS_CH_CTRL_SOURCESEL_TIMER0 0x0000003CUL /… macro 1051 #define PRS_CH_CTRL_SOURCESEL_TIMER0 (_PRS_CH_CTRL_SOURCESEL_TIMER0 << 8) /…
|
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32MG12P/Include/ |
D | efr32mg12p_prs.h | 1022 #define _PRS_CH_CTRL_SOURCESEL_TIMER0 0x0000003CUL /… macro 1051 #define PRS_CH_CTRL_SOURCESEL_TIMER0 (_PRS_CH_CTRL_SOURCESEL_TIMER0 << 8) /…
|
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32JG12B/Include/ |
D | efm32jg12b_prs.h | 1022 #define _PRS_CH_CTRL_SOURCESEL_TIMER0 0x0000003CUL /… macro 1051 #define PRS_CH_CTRL_SOURCESEL_TIMER0 (_PRS_CH_CTRL_SOURCESEL_TIMER0 << 8) /…
|
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32GG11B/Include/ |
D | efm32gg11b_prs.h | 1470 #define _PRS_CH_CTRL_SOURCESEL_TIMER0 0x0000003CUL /… macro 1517 #define PRS_CH_CTRL_SOURCESEL_TIMER0 (_PRS_CH_CTRL_SOURCESEL_TIMER0 << 8) /…
|