/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32PG12B/Include/ |
D | efm32pg12b_cmu.h | 1778 #define _CMU_LFEPRESC0_RTCC_DIV2 0x00000001UL /**< Mode… macro 1781 #define CMU_LFEPRESC0_RTCC_DIV2 (_CMU_LFEPRESC0_RTCC_DIV2 << 0) /**< Shif…
|
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32JG12B/Include/ |
D | efm32jg12b_cmu.h | 1778 #define _CMU_LFEPRESC0_RTCC_DIV2 0x00000001UL /**< Mode… macro 1781 #define CMU_LFEPRESC0_RTCC_DIV2 (_CMU_LFEPRESC0_RTCC_DIV2 << 0) /**< Shif…
|
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32MG12P/Include/ |
D | efr32mg12p_cmu.h | 1778 #define _CMU_LFEPRESC0_RTCC_DIV2 0x00000001UL /**< Mode… macro 1781 #define CMU_LFEPRESC0_RTCC_DIV2 (_CMU_LFEPRESC0_RTCC_DIV2 << 0) /**< Shif…
|
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32BG13P/Include/ |
D | efr32bg13p_cmu.h | 1850 #define _CMU_LFEPRESC0_RTCC_DIV2 0x00000001UL /**< Mode… macro 1853 #define CMU_LFEPRESC0_RTCC_DIV2 (_CMU_LFEPRESC0_RTCC_DIV2 << 0) /**< Shif…
|
D | efr32bg13p632f512gm32.h | 4000 #define _CMU_LFEPRESC0_RTCC_DIV2 0x00000001UL /**< Mode… macro 4003 #define CMU_LFEPRESC0_RTCC_DIV2 (_CMU_LFEPRESC0_RTCC_DIV2 << 0) /**< Shif…
|
D | efr32bg13p532f512gm48.h | 4000 #define _CMU_LFEPRESC0_RTCC_DIV2 0x00000001UL /**< Mode… macro 4003 #define CMU_LFEPRESC0_RTCC_DIV2 (_CMU_LFEPRESC0_RTCC_DIV2 << 0) /**< Shif…
|
D | efr32bg13p632f512gm48.h | 4000 #define _CMU_LFEPRESC0_RTCC_DIV2 0x00000001UL /**< Mode… macro 4003 #define CMU_LFEPRESC0_RTCC_DIV2 (_CMU_LFEPRESC0_RTCC_DIV2 << 0) /**< Shif…
|
D | efr32bg13p532f512gm32.h | 4000 #define _CMU_LFEPRESC0_RTCC_DIV2 0x00000001UL /**< Mode… macro 4003 #define CMU_LFEPRESC0_RTCC_DIV2 (_CMU_LFEPRESC0_RTCC_DIV2 << 0) /**< Shif…
|
D | efr32bg13p733f512gm48.h | 4000 #define _CMU_LFEPRESC0_RTCC_DIV2 0x00000001UL /**< Mode… macro 4003 #define CMU_LFEPRESC0_RTCC_DIV2 (_CMU_LFEPRESC0_RTCC_DIV2 << 0) /**< Shif…
|
D | efr32bg13p732f512gm32.h | 4000 #define _CMU_LFEPRESC0_RTCC_DIV2 0x00000001UL /**< Mode… macro 4003 #define CMU_LFEPRESC0_RTCC_DIV2 (_CMU_LFEPRESC0_RTCC_DIV2 << 0) /**< Shif…
|
D | efr32bg13p632f512im48.h | 4000 #define _CMU_LFEPRESC0_RTCC_DIV2 0x00000001UL /**< Mode… macro 4003 #define CMU_LFEPRESC0_RTCC_DIV2 (_CMU_LFEPRESC0_RTCC_DIV2 << 0) /**< Shif…
|
D | efr32bg13p732f512gm48.h | 4000 #define _CMU_LFEPRESC0_RTCC_DIV2 0x00000001UL /**< Mode… macro 4003 #define CMU_LFEPRESC0_RTCC_DIV2 (_CMU_LFEPRESC0_RTCC_DIV2 << 0) /**< Shif…
|
D | efr32bg13p632f512im32.h | 4000 #define _CMU_LFEPRESC0_RTCC_DIV2 0x00000001UL /**< Mode… macro 4003 #define CMU_LFEPRESC0_RTCC_DIV2 (_CMU_LFEPRESC0_RTCC_DIV2 << 0) /**< Shif…
|
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32FG13P/Include/ |
D | efr32fg13p_cmu.h | 1850 #define _CMU_LFEPRESC0_RTCC_DIV2 0x00000001UL /**< Mode… macro 1853 #define CMU_LFEPRESC0_RTCC_DIV2 (_CMU_LFEPRESC0_RTCC_DIV2 << 0) /**< Shif…
|
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32GG12B/Include/ |
D | efm32gg12b_cmu.h | 2222 #define _CMU_LFEPRESC0_RTCC_DIV2 0x00000001UL /**< Mode… macro 2225 #define CMU_LFEPRESC0_RTCC_DIV2 (_CMU_LFEPRESC0_RTCC_DIV2 << 0) /**< Shif…
|
D | efm32gg12b390f1024gl112.h | 6038 #define _CMU_LFEPRESC0_RTCC_DIV2 0x00000001UL /**< Mode… macro 6041 #define CMU_LFEPRESC0_RTCC_DIV2 (_CMU_LFEPRESC0_RTCC_DIV2 << 0) /**< Shif…
|
D | efm32gg12b390f512gl112.h | 6038 #define _CMU_LFEPRESC0_RTCC_DIV2 0x00000001UL /**< Mode… macro 6041 #define CMU_LFEPRESC0_RTCC_DIV2 (_CMU_LFEPRESC0_RTCC_DIV2 << 0) /**< Shif…
|
D | efm32gg12b110f1024iq64.h | 6836 #define _CMU_LFEPRESC0_RTCC_DIV2 0x00000001UL /**< Mode… macro 6839 #define CMU_LFEPRESC0_RTCC_DIV2 (_CMU_LFEPRESC0_RTCC_DIV2 << 0) /**< Shif…
|
D | efm32gg12b510f1024gl120.h | 6867 #define _CMU_LFEPRESC0_RTCC_DIV2 0x00000001UL /**< Mode… macro 6870 #define CMU_LFEPRESC0_RTCC_DIV2 (_CMU_LFEPRESC0_RTCC_DIV2 << 0) /**< Shif…
|
D | efm32gg12b510f1024gm64.h | 6867 #define _CMU_LFEPRESC0_RTCC_DIV2 0x00000001UL /**< Mode… macro 6870 #define CMU_LFEPRESC0_RTCC_DIV2 (_CMU_LFEPRESC0_RTCC_DIV2 << 0) /**< Shif…
|
D | efm32gg12b510f1024gl112.h | 6867 #define _CMU_LFEPRESC0_RTCC_DIV2 0x00000001UL /**< Mode… macro 6870 #define CMU_LFEPRESC0_RTCC_DIV2 (_CMU_LFEPRESC0_RTCC_DIV2 << 0) /**< Shif…
|
D | efm32gg12b530f512im64.h | 6867 #define _CMU_LFEPRESC0_RTCC_DIV2 0x00000001UL /**< Mode… macro 6870 #define CMU_LFEPRESC0_RTCC_DIV2 (_CMU_LFEPRESC0_RTCC_DIV2 << 0) /**< Shif…
|
D | efm32gg12b530f512iq64.h | 6867 #define _CMU_LFEPRESC0_RTCC_DIV2 0x00000001UL /**< Mode… macro 6870 #define CMU_LFEPRESC0_RTCC_DIV2 (_CMU_LFEPRESC0_RTCC_DIV2 << 0) /**< Shif…
|
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32GG11B/Include/ |
D | efm32gg11b_cmu.h | 2289 #define _CMU_LFEPRESC0_RTCC_DIV2 0x00000001UL /**< Mode… macro 2292 #define CMU_LFEPRESC0_RTCC_DIV2 (_CMU_LFEPRESC0_RTCC_DIV2 << 0) /**< Shif…
|
/hal_silabs-3.5.0/gecko/emlib/src/ |
D | em_cmu.c | 7899 #elif defined(_CMU_LFEPRESC0_RTCC_DIV2) in CMU_ClockPrescSet() 7900 EFM_ASSERT(presc <= _CMU_LFEPRESC0_RTCC_DIV2); in CMU_ClockPrescSet() 8052 #elif defined(_CMU_LFEPRESC0_RTCC_DIV2) in CMU_ClockPrescSet() 8053 EFM_ASSERT(presc <= _CMU_LFEPRESC0_RTCC_DIV2); in CMU_ClockPrescSet()
|