Home
last modified time | relevance | path

Searched refs:_CMU_LFAPRESC0_LETIMER1_DIV8192 (Results 1 – 25 of 64) sorted by relevance

123

/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32GG12B/Include/
Defm32gg12b_cmu.h2096 #define _CMU_LFAPRESC0_LETIMER1_DIV8192 0x0000000DUL /… macro
2112 #define CMU_LFAPRESC0_LETIMER1_DIV8192 (_CMU_LFAPRESC0_LETIMER1_DIV8192 << 4) /…
Defm32gg12b390f1024gl112.h5912 #define _CMU_LFAPRESC0_LETIMER1_DIV8192 0x0000000DUL /… macro
5928 #define CMU_LFAPRESC0_LETIMER1_DIV8192 (_CMU_LFAPRESC0_LETIMER1_DIV8192 << 4) /…
Defm32gg12b390f512gl112.h5912 #define _CMU_LFAPRESC0_LETIMER1_DIV8192 0x0000000DUL /… macro
5928 #define CMU_LFAPRESC0_LETIMER1_DIV8192 (_CMU_LFAPRESC0_LETIMER1_DIV8192 << 4) /…
Defm32gg12b110f1024iq64.h6728 #define _CMU_LFAPRESC0_LETIMER1_DIV8192 0x0000000DUL /… macro
6744 #define CMU_LFAPRESC0_LETIMER1_DIV8192 (_CMU_LFAPRESC0_LETIMER1_DIV8192 << 4) /…
Defm32gg12b510f1024gl120.h6741 #define _CMU_LFAPRESC0_LETIMER1_DIV8192 0x0000000DUL /… macro
6757 #define CMU_LFAPRESC0_LETIMER1_DIV8192 (_CMU_LFAPRESC0_LETIMER1_DIV8192 << 4) /…
Defm32gg12b510f1024gm64.h6741 #define _CMU_LFAPRESC0_LETIMER1_DIV8192 0x0000000DUL /… macro
6757 #define CMU_LFAPRESC0_LETIMER1_DIV8192 (_CMU_LFAPRESC0_LETIMER1_DIV8192 << 4) /…
Defm32gg12b510f1024gl112.h6741 #define _CMU_LFAPRESC0_LETIMER1_DIV8192 0x0000000DUL /… macro
6757 #define CMU_LFAPRESC0_LETIMER1_DIV8192 (_CMU_LFAPRESC0_LETIMER1_DIV8192 << 4) /…
Defm32gg12b530f512im64.h6741 #define _CMU_LFAPRESC0_LETIMER1_DIV8192 0x0000000DUL /… macro
6757 #define CMU_LFAPRESC0_LETIMER1_DIV8192 (_CMU_LFAPRESC0_LETIMER1_DIV8192 << 4) /…
Defm32gg12b530f512iq64.h6741 #define _CMU_LFAPRESC0_LETIMER1_DIV8192 0x0000000DUL /… macro
6757 #define CMU_LFAPRESC0_LETIMER1_DIV8192 (_CMU_LFAPRESC0_LETIMER1_DIV8192 << 4) /…
Defm32gg12b130f512gm64.h6728 #define _CMU_LFAPRESC0_LETIMER1_DIV8192 0x0000000DUL /… macro
6744 #define CMU_LFAPRESC0_LETIMER1_DIV8192 (_CMU_LFAPRESC0_LETIMER1_DIV8192 << 4) /…
Defm32gg12b130f512gq64.h6728 #define _CMU_LFAPRESC0_LETIMER1_DIV8192 0x0000000DUL /… macro
6744 #define CMU_LFAPRESC0_LETIMER1_DIV8192 (_CMU_LFAPRESC0_LETIMER1_DIV8192 << 4) /…
Defm32gg12b130f512im64.h6728 #define _CMU_LFAPRESC0_LETIMER1_DIV8192 0x0000000DUL /… macro
6744 #define CMU_LFAPRESC0_LETIMER1_DIV8192 (_CMU_LFAPRESC0_LETIMER1_DIV8192 << 4) /…
Defm32gg12b130f512iq64.h6728 #define _CMU_LFAPRESC0_LETIMER1_DIV8192 0x0000000DUL /… macro
6744 #define CMU_LFAPRESC0_LETIMER1_DIV8192 (_CMU_LFAPRESC0_LETIMER1_DIV8192 << 4) /…
Defm32gg12b530f512iq100.h6741 #define _CMU_LFAPRESC0_LETIMER1_DIV8192 0x0000000DUL /… macro
6757 #define CMU_LFAPRESC0_LETIMER1_DIV8192 (_CMU_LFAPRESC0_LETIMER1_DIV8192 << 4) /…
Defm32gg12b110f1024gm64.h6728 #define _CMU_LFAPRESC0_LETIMER1_DIV8192 0x0000000DUL /… macro
6744 #define CMU_LFAPRESC0_LETIMER1_DIV8192 (_CMU_LFAPRESC0_LETIMER1_DIV8192 << 4) /…
Defm32gg12b110f1024gq64.h6728 #define _CMU_LFAPRESC0_LETIMER1_DIV8192 0x0000000DUL /… macro
6744 #define CMU_LFAPRESC0_LETIMER1_DIV8192 (_CMU_LFAPRESC0_LETIMER1_DIV8192 << 4) /…
Defm32gg12b510f1024iq100.h6741 #define _CMU_LFAPRESC0_LETIMER1_DIV8192 0x0000000DUL /… macro
6757 #define CMU_LFAPRESC0_LETIMER1_DIV8192 (_CMU_LFAPRESC0_LETIMER1_DIV8192 << 4) /…
Defm32gg12b510f1024gq64.h6741 #define _CMU_LFAPRESC0_LETIMER1_DIV8192 0x0000000DUL /… macro
6757 #define CMU_LFAPRESC0_LETIMER1_DIV8192 (_CMU_LFAPRESC0_LETIMER1_DIV8192 << 4) /…
Defm32gg12b510f1024il112.h6741 #define _CMU_LFAPRESC0_LETIMER1_DIV8192 0x0000000DUL /… macro
6757 #define CMU_LFAPRESC0_LETIMER1_DIV8192 (_CMU_LFAPRESC0_LETIMER1_DIV8192 << 4) /…
Defm32gg12b510f1024im64.h6741 #define _CMU_LFAPRESC0_LETIMER1_DIV8192 0x0000000DUL /… macro
6757 #define CMU_LFAPRESC0_LETIMER1_DIV8192 (_CMU_LFAPRESC0_LETIMER1_DIV8192 << 4) /…
Defm32gg12b510f1024il120.h6741 #define _CMU_LFAPRESC0_LETIMER1_DIV8192 0x0000000DUL /… macro
6757 #define CMU_LFAPRESC0_LETIMER1_DIV8192 (_CMU_LFAPRESC0_LETIMER1_DIV8192 << 4) /…
Defm32gg12b510f1024gq100.h6741 #define _CMU_LFAPRESC0_LETIMER1_DIV8192 0x0000000DUL /… macro
6757 #define CMU_LFAPRESC0_LETIMER1_DIV8192 (_CMU_LFAPRESC0_LETIMER1_DIV8192 << 4) /…
Defm32gg12b530f512gm64.h6741 #define _CMU_LFAPRESC0_LETIMER1_DIV8192 0x0000000DUL /… macro
6757 #define CMU_LFAPRESC0_LETIMER1_DIV8192 (_CMU_LFAPRESC0_LETIMER1_DIV8192 << 4) /…
Defm32gg12b530f512gl120.h6741 #define _CMU_LFAPRESC0_LETIMER1_DIV8192 0x0000000DUL /… macro
6757 #define CMU_LFAPRESC0_LETIMER1_DIV8192 (_CMU_LFAPRESC0_LETIMER1_DIV8192 << 4) /…
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32GG11B/Include/
Defm32gg11b_cmu.h2163 #define _CMU_LFAPRESC0_LETIMER1_DIV8192 0x0000000DUL /… macro
2179 #define CMU_LFAPRESC0_LETIMER1_DIV8192 (_CMU_LFAPRESC0_LETIMER1_DIV8192 << 4) /…

123