Home
last modified time | relevance | path

Searched refs:TIMER0_NS_BASE (Results 1 – 21 of 21) sorted by relevance

/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32MG21/Include/
Defr32mg21a010f1024im32.h517 #define TIMER0_NS_BASE (0x50048000UL) /* TIMER0_NS base address */ macro
633 #define TIMER0_BASE (TIMER0_NS_BASE) /* TIMER0 base address */
837 #define TIMER0_NS ((TIMER_TypeDef *) TIMER0_NS_BASE) /**< TIMER0_NS bas…
Defr32mg21a010f512im32.h517 #define TIMER0_NS_BASE (0x50048000UL) /* TIMER0_NS base address */ macro
633 #define TIMER0_BASE (TIMER0_NS_BASE) /* TIMER0 base address */
837 #define TIMER0_NS ((TIMER_TypeDef *) TIMER0_NS_BASE) /**< TIMER0_NS bas…
Defr32mg21a010f768im32.h517 #define TIMER0_NS_BASE (0x50048000UL) /* TIMER0_NS base address */ macro
633 #define TIMER0_BASE (TIMER0_NS_BASE) /* TIMER0 base address */
837 #define TIMER0_NS ((TIMER_TypeDef *) TIMER0_NS_BASE) /**< TIMER0_NS bas…
Defr32mg21a020f1024im32.h519 #define TIMER0_NS_BASE (0x50048000UL) /* TIMER0_NS base address */ macro
635 #define TIMER0_BASE (TIMER0_NS_BASE) /* TIMER0 base address */
839 #define TIMER0_NS ((TIMER_TypeDef *) TIMER0_NS_BASE) /**< TIMER0_NS bas…
Defr32mg21a020f512im32.h519 #define TIMER0_NS_BASE (0x50048000UL) /* TIMER0_NS base address */ macro
635 #define TIMER0_BASE (TIMER0_NS_BASE) /* TIMER0 base address */
839 #define TIMER0_NS ((TIMER_TypeDef *) TIMER0_NS_BASE) /**< TIMER0_NS bas…
Defr32mg21a020f768im32.h519 #define TIMER0_NS_BASE (0x50048000UL) /* TIMER0_NS base address */ macro
635 #define TIMER0_BASE (TIMER0_NS_BASE) /* TIMER0 base address */
839 #define TIMER0_NS ((TIMER_TypeDef *) TIMER0_NS_BASE) /**< TIMER0_NS bas…
Defr32mg21b010f1024im32.h517 #define TIMER0_NS_BASE (0x50048000UL) /* TIMER0_NS base address */ macro
633 #define TIMER0_BASE (TIMER0_NS_BASE) /* TIMER0 base address */
837 #define TIMER0_NS ((TIMER_TypeDef *) TIMER0_NS_BASE) /**< TIMER0_NS bas…
Defr32mg21b010f768im32.h517 #define TIMER0_NS_BASE (0x50048000UL) /* TIMER0_NS base address */ macro
633 #define TIMER0_BASE (TIMER0_NS_BASE) /* TIMER0 base address */
837 #define TIMER0_NS ((TIMER_TypeDef *) TIMER0_NS_BASE) /**< TIMER0_NS bas…
Defr32mg21b020f1024im32.h519 #define TIMER0_NS_BASE (0x50048000UL) /* TIMER0_NS base address */ macro
635 #define TIMER0_BASE (TIMER0_NS_BASE) /* TIMER0 base address */
839 #define TIMER0_NS ((TIMER_TypeDef *) TIMER0_NS_BASE) /**< TIMER0_NS bas…
Defr32mg21b010f512im32.h517 #define TIMER0_NS_BASE (0x50048000UL) /* TIMER0_NS base address */ macro
633 #define TIMER0_BASE (TIMER0_NS_BASE) /* TIMER0 base address */
837 #define TIMER0_NS ((TIMER_TypeDef *) TIMER0_NS_BASE) /**< TIMER0_NS bas…
Defr32mg21b020f512im32.h519 #define TIMER0_NS_BASE (0x50048000UL) /* TIMER0_NS base address */ macro
635 #define TIMER0_BASE (TIMER0_NS_BASE) /* TIMER0 base address */
839 #define TIMER0_NS ((TIMER_TypeDef *) TIMER0_NS_BASE) /**< TIMER0_NS bas…
Defr32mg21b020f768im32.h519 #define TIMER0_NS_BASE (0x50048000UL) /* TIMER0_NS base address */ macro
635 #define TIMER0_BASE (TIMER0_NS_BASE) /* TIMER0 base address */
839 #define TIMER0_NS ((TIMER_TypeDef *) TIMER0_NS_BASE) /**< TIMER0_NS bas…
Drm21z000f1024im32.h515 #define TIMER0_NS_BASE (0x50048000UL) /* TIMER0_NS base address */ macro
631 #define TIMER0_BASE (TIMER0_NS_BASE) /* TIMER0 base address */
835 #define TIMER0_NS ((TIMER_TypeDef *) TIMER0_NS_BASE) /**< TIMER0_NS bas…
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32BG22/Include/
Defr32bg22c224f512im40.h552 #define TIMER0_NS_BASE (0x50048000UL) /* TIMER0_NS base address */ macro
669 #define TIMER0_BASE (TIMER0_NS_BASE) /* TIMER0 base address */
879 #define TIMER0_NS ((TIMER_TypeDef *) TIMER0_NS_BASE) /**< TIME…
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32BG27/Include/
Defr32bg27c230f768im32.h586 #define TIMER0_NS_BASE (0x50048000UL) /* TIMER0_NS base address */ macro
703 #define TIMER0_BASE (TIMER0_NS_BASE) /* TIMER0 base address */
913 #define TIMER0_NS ((TIMER_TypeDef *) TIMER0_NS_BASE) /**< TIMER0_NS base p…
Defr32bg27c230f768im40.h606 #define TIMER0_NS_BASE (0x50048000UL) /* TIMER0_NS base address */ macro
723 #define TIMER0_BASE (TIMER0_NS_BASE) /* TIMER0 base address */
933 #define TIMER0_NS ((TIMER_TypeDef *) TIMER0_NS_BASE) /**< TIMER0_NS base p…
Defr32bg27c140f768im32.h591 #define TIMER0_NS_BASE (0x50048000UL) /* TIMER0_NS base address */ macro
708 #define TIMER0_BASE (TIMER0_NS_BASE) /* TIMER0 base address */
918 #define TIMER0_NS ((TIMER_TypeDef *) TIMER0_NS_BASE) /**< TIMER0_NS base p…
Defr32bg27c140f768im40.h607 #define TIMER0_NS_BASE (0x50048000UL) /* TIMER0_NS base address */ macro
724 #define TIMER0_BASE (TIMER0_NS_BASE) /* TIMER0 base address */
934 #define TIMER0_NS ((TIMER_TypeDef *) TIMER0_NS_BASE) /**< TIMER0_NS base p…
Defr32bg27c320f768gj39.h592 #define TIMER0_NS_BASE (0x50048000UL) /* TIMER0_NS base address */ macro
709 #define TIMER0_BASE (TIMER0_NS_BASE) /* TIMER0 base address */
919 #define TIMER0_NS ((TIMER_TypeDef *) TIMER0_NS_BASE) /**< TIMER0_NS base p…
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32MG24/Include/
Defr32mg24b310f1536im48.h593 #define TIMER0_NS_BASE (0x50048000UL) /* TIMER0_NS base address */ macro
718 #define TIMER0_BASE (TIMER0_NS_BASE) /* TIMER0 base address */
976 #define TIMER0_NS ((TIMER_TypeDef *) TIMER0_NS_BASE) /**< TIMER0_NS bas…
Defr32mg24b220f1536im48.h591 #define TIMER0_NS_BASE (0x50048000UL) /* TIMER0_NS base address */ macro
715 #define TIMER0_BASE (TIMER0_NS_BASE) /* TIMER0 base address */
967 #define TIMER0_NS ((TIMER_TypeDef *) TIMER0_NS_BASE) /**< TIMER0_NS bas…