Home
last modified time | relevance | path

Searched refs:RTCC_IEN_CC1 (Results 1 – 13 of 13) sorted by relevance

/hal_silabs-3.5.0/gecko/service/sleeptimer/src/
Dsl_sleeptimer_hal_rtcc.c117 if (((RTCC_IntGet() & RTCC_IEN_CC1) != 0) in sleeptimer_hal_set_compare()
149 rtcc_ien |= RTCC_IEN_CC1; in sleeptimer_hal_enable_int()
167 rtcc_int_dis |= RTCC_IEN_CC1; in sleeptimer_hal_disable_int()
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32BG22/Include/
Defr32bg22_rtcc.h282 #define RTCC_IEN_CC1 (0x1UL << 6) /**< CC Cha… macro
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32BG27/Include/
Defr32bg27_rtcc.h282 #define RTCC_IEN_CC1 (0x1UL << 6) /**< CC Cha… macro
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32MG21/Include/
Defr32mg21_rtcc.h282 #define RTCC_IEN_CC1 (0x1UL << 3) /**< CC Cha… macro
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32FG1P/Include/
Defr32fg1p_rtcc.h445 #define RTCC_IEN_CC1 (0x1UL << 2) /**< CC1 Interrupt … macro
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32PG12B/Include/
Defm32pg12b_rtcc.h445 #define RTCC_IEN_CC1 (0x1UL << 2) /**< CC1 Interrupt … macro
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32BG13P/Include/
Defr32bg13p_rtcc.h445 #define RTCC_IEN_CC1 (0x1UL << 2) /**< CC1 Interrupt … macro
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32PG1B/Include/
Defm32pg1b_rtcc.h445 #define RTCC_IEN_CC1 (0x1UL << 2) /**< CC1 Interrupt … macro
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32MG12P/Include/
Defr32mg12p_rtcc.h445 #define RTCC_IEN_CC1 (0x1UL << 2) /**< CC1 Interrupt … macro
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32FG13P/Include/
Defr32fg13p_rtcc.h445 #define RTCC_IEN_CC1 (0x1UL << 2) /**< CC1 Interrupt … macro
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32JG12B/Include/
Defm32jg12b_rtcc.h445 #define RTCC_IEN_CC1 (0x1UL << 2) /**< CC1 Interrupt … macro
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32GG12B/Include/
Defm32gg12b_rtcc.h450 #define RTCC_IEN_CC1 (0x1UL << 2) /**< CC1 Interrupt … macro
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32GG11B/Include/
Defm32gg11b_rtcc.h450 #define RTCC_IEN_CC1 (0x1UL << 2) /**< CC1 Interrupt … macro