| /hal_silabs-3.5.0/gecko/emlib/src/ |
| D | em_rtc.c | 83 if (RTC->FREEZE & RTC_FREEZE_REGFREEZE) { in regSync()
89 while (RTC->SYNCBUSY & mask) in regSync()
118 ret = RTC->COMP[comp].COMP; in RTC_CompareGet()
123 ret = RTC->COMP0; in RTC_CompareGet()
127 ret = RTC->COMP1; in RTC_CompareGet()
173 compReg = &(RTC->COMP[comp].COMP); in RTC_CompareSet()
178 compReg = &(RTC->COMP0); in RTC_CompareSet()
185 compReg = &(RTC->COMP1); in RTC_CompareSet()
227 BUS_RegBitWrite(&(RTC->CTRL), _RTC_CTRL_EN_SHIFT, enable); in RTC_Enable()
275 while (RTC->SYNCBUSY) in RTC_FreezeEnable()
[all …]
|
| /hal_silabs-3.5.0/gecko/emlib/inc/ |
| D | em_rtc.h | 95 return RTC->CNT; in RTC_CounterGet()
108 RTC->CNT = value; in RTC_CounterSet()
130 RTC->IFC = flags; in RTC_IntClear()
144 RTC->IEN &= ~flags; in RTC_IntDisable()
163 RTC->IEN |= flags; in RTC_IntEnable()
179 return RTC->IF; in RTC_IntGet()
200 ien = RTC->IEN; in RTC_IntGetEnabled()
201 return RTC->IF & ien; in RTC_IntGetEnabled()
215 RTC->IFS = flags; in RTC_IntSet()
|
| /hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32HG/Include/ |
| D | efm32hg309f32.h | 341 #define RTC ((RTC_TypeDef *) RTC_BASE) /**< RTC base pointer */ macro
|
| D | efm32hg309f64.h | 341 #define RTC ((RTC_TypeDef *) RTC_BASE) /**< RTC base pointer */ macro
|
| D | efm32hg310f32.h | 341 #define RTC ((RTC_TypeDef *) RTC_BASE) /**< RTC base pointer */ macro
|
| D | efm32hg322f32.h | 341 #define RTC ((RTC_TypeDef *) RTC_BASE) /**< RTC base pointer */ macro
|
| D | efm32hg322f64.h | 341 #define RTC ((RTC_TypeDef *) RTC_BASE) /**< RTC base pointer */ macro
|
| D | efm32hg350f32.h | 341 #define RTC ((RTC_TypeDef *) RTC_BASE) /**< RTC base pointer */ macro
|
| D | efm32hg350f64.h | 341 #define RTC ((RTC_TypeDef *) RTC_BASE) /**< RTC base pointer */ macro
|
| D | efm32hg310f64.h | 341 #define RTC ((RTC_TypeDef *) RTC_BASE) /**< RTC base pointer */ macro
|
| /hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32WG/Include/ |
| D | efm32wg900f256.h | 415 #define RTC ((RTC_TypeDef *) RTC_BASE) /**< RTC base pointer */ macro
|
| D | efm32wg980f128.h | 415 #define RTC ((RTC_TypeDef *) RTC_BASE) /**< RTC base pointer */ macro
|
| D | efm32wg980f256.h | 415 #define RTC ((RTC_TypeDef *) RTC_BASE) /**< RTC base pointer */ macro
|
| D | efm32wg980f64.h | 415 #define RTC ((RTC_TypeDef *) RTC_BASE) /**< RTC base pointer */ macro
|
| D | efm32wg990f128.h | 415 #define RTC ((RTC_TypeDef *) RTC_BASE) /**< RTC base pointer */ macro
|
| D | efm32wg990f256.h | 415 #define RTC ((RTC_TypeDef *) RTC_BASE) /**< RTC base pointer */ macro
|
| D | efm32wg990f64.h | 415 #define RTC ((RTC_TypeDef *) RTC_BASE) /**< RTC base pointer */ macro
|
| D | efm32wg995f128.h | 415 #define RTC ((RTC_TypeDef *) RTC_BASE) /**< RTC base pointer */ macro
|
| D | efm32wg995f256.h | 415 #define RTC ((RTC_TypeDef *) RTC_BASE) /**< RTC base pointer */ macro
|
| D | efm32wg995f64.h | 415 #define RTC ((RTC_TypeDef *) RTC_BASE) /**< RTC base pointer */ macro
|
| /hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32HG/Source/ARM/ |
| D | startup_efm32hg.s | 110 DCD RTC_IRQHandler ; 12: RTC Interrupt
|
| /hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32HG/Source/IAR/ |
| D | startup_efm32hg.s | 104 DCD RTC_IRQHandler ; 12: RTC Interrupt
|
| /hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32WG/Source/ARM/ |
| D | startup_efm32wg.s | 128 DCD RTC_IRQHandler ; 30: RTC Interrupt
|
| /hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32GG12B/Source/IAR/ |
| D | startup_efm32gg12b.s | 145 DCD RTC_IRQHandler ; 54: RTC Interrupt
|
| /hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32GG11B/Source/ARM/ |
| D | startup_efm32gg11b.s | 161 DCD RTC_IRQHandler ; 63: RTC Interrupt
|
