Home
last modified time | relevance | path

Searched refs:BSP_CFG_ROM_REG_OFS1_SEL (Results 1 – 13 of 13) sorted by relevance

/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra4e1/
Dbsp_mcu_family_cfg.h305 #ifndef BSP_CFG_ROM_REG_OFS1_SEL
307 …#define BSP_CFG_ROM_REG_OFS1_SEL (0xFFFFF8F8U | ((0U << 0U)) | ((0U << 2U)) | ((BSP_CFG_CLOCKS_SEC… macro
309 #define BSP_CFG_ROM_REG_OFS1_SEL (0xFFFFF8F8U) macro
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra4l1/
Dbsp_mcu_family_cfg.h298 #ifndef BSP_CFG_ROM_REG_OFS1_SEL
300 #define BSP_CFG_ROM_REG_OFS1_SEL (0xFFFFF0FFU | ((0U << 0U)) | ((0U << 2U)) | ((BSP_CFG_CLOCKS_SECU… macro
302 #define BSP_CFG_ROM_REG_OFS1_SEL (0xFFFFF0F8U)
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra4m2/
Dbsp_mcu_family_cfg.h317 #ifndef BSP_CFG_ROM_REG_OFS1_SEL
319 #define BSP_CFG_ROM_REG_OFS1_SEL \ macro
325 #define BSP_CFG_ROM_REG_OFS1_SEL (0xFFFFF8F8U) macro
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra4m3/
Dbsp_mcu_family_cfg.h318 #ifndef BSP_CFG_ROM_REG_OFS1_SEL
320 #define BSP_CFG_ROM_REG_OFS1_SEL \ macro
326 #define BSP_CFG_ROM_REG_OFS1_SEL (0xFFFFF8F8U) macro
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra6e1/
Dbsp_mcu_family_cfg.h304 #ifndef BSP_CFG_ROM_REG_OFS1_SEL
306 #define BSP_CFG_ROM_REG_OFS1_SEL \ macro
309 #define BSP_CFG_ROM_REG_OFS1_SEL (0xFFFFF8F8U) macro
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra6m4/
Dbsp_mcu_family_cfg.h304 #ifndef BSP_CFG_ROM_REG_OFS1_SEL
306 #define BSP_CFG_ROM_REG_OFS1_SEL \ macro
309 #define BSP_CFG_ROM_REG_OFS1_SEL (0xFFFFF8F8U) macro
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra6m5/
Dbsp_mcu_family_cfg.h304 #ifndef BSP_CFG_ROM_REG_OFS1_SEL
306 #define BSP_CFG_ROM_REG_OFS1_SEL \ macro
309 #define BSP_CFG_ROM_REG_OFS1_SEL (0xFFFFF8F8U) macro
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra8t1/
Dbsp_mcu_family_cfg.h342 #ifndef BSP_CFG_ROM_REG_OFS1_SEL
344 #define BSP_CFG_ROM_REG_OFS1_SEL \ macro
348 #define BSP_CFG_ROM_REG_OFS1_SEL (0x00000000U) macro
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra8d1/
Dbsp_mcu_family_cfg.h347 #ifndef BSP_CFG_ROM_REG_OFS1_SEL
349 #define BSP_CFG_ROM_REG_OFS1_SEL \ macro
353 #define BSP_CFG_ROM_REG_OFS1_SEL (0x00000000U) macro
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra8m1/
Dbsp_mcu_family_cfg.h338 #ifndef BSP_CFG_ROM_REG_OFS1_SEL
340 …#define BSP_CFG_ROM_REG_OFS1_SEL (0x00000000U | ((0U << 0U)) | ((0U << 3U)) | ((0U << 5U)) | ((BSP… macro
342 #define BSP_CFG_ROM_REG_OFS1_SEL (0x00000000U) macro
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra6e2/
Dbsp_mcu_family_cfg.h286 #ifndef BSP_CFG_ROM_REG_OFS1_SEL
287 #define BSP_CFG_ROM_REG_OFS1_SEL (0xFFFFFFFFU) macro
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra4e2/
Dbsp_mcu_family_cfg.h296 #ifndef BSP_CFG_ROM_REG_OFS1_SEL
297 #define BSP_CFG_ROM_REG_OFS1_SEL (0xFFFFFFFFU) macro
/hal_renesas-latest/drivers/ra/fsp/src/bsp/mcu/all/
Dbsp_rom_registers.c198 BSP_CFG_ROM_REG_OFS1_SEL;