Home
last modified time | relevance | path

Searched refs:TSI0_BASE (Results 1 – 25 of 26) sorted by relevance

12

/hal_nxp-latest/mcux/mcux-sdk/devices/MKL25Z4/
DMKL25Z4.h4436 #define TSI0_BASE (0x40045000u) macro
4438 #define TSI0 ((TSI_Type *)TSI0_BASE)
4440 #define TSI_BASE_ADDRS { TSI0_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE17Z7/
DMKE17Z7.h14459 #define TSI0_BASE (0x40045000u) macro
14461 #define TSI0 ((TSI_Type *)TSI0_BASE)
14467 #define TSI_BASE_ADDRS { TSI0_BASE, TSI1_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE13Z7/
DMKE13Z7.h14455 #define TSI0_BASE (0x40045000u) macro
14457 #define TSI0 ((TSI_Type *)TSI0_BASE)
14459 #define TSI_BASE_ADDRS { TSI0_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE17Z9/
DMKE17Z9.h14615 #define TSI0_BASE (0x40045000u) macro
14617 #define TSI0 ((TSI_Type *)TSI0_BASE)
14623 #define TSI_BASE_ADDRS { TSI0_BASE, TSI1_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE13Z9/
DMKE13Z9.h14612 #define TSI0_BASE (0x40045000u) macro
14614 #define TSI0 ((TSI_Type *)TSI0_BASE)
14616 #define TSI_BASE_ADDRS { TSI0_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/K32L2A41A/
DK32L2A41A.h17969 #define TSI0_BASE (0x40062000u) macro
17971 #define TSI0 ((TSI_Type *)TSI0_BASE)
17973 #define TSI_BASE_ADDRS { TSI0_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/K32L2A31A/
DK32L2A31A.h17969 #define TSI0_BASE (0x40062000u) macro
17971 #define TSI0 ((TSI_Type *)TSI0_BASE)
17973 #define TSI_BASE_ADDRS { TSI0_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MKW31Z4/
DMKW31Z4.h7850 #define TSI0_BASE (0x40045000u) macro
7852 #define TSI0 ((TSI_Type *)TSI0_BASE)
7854 #define TSI_BASE_ADDRS { TSI0_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MKW30Z4/
DMKW30Z4.h9000 #define TSI0_BASE (0x40045000u) macro
9002 #define TSI0 ((TSI_Type *)TSI0_BASE)
9005 #define TSI_BASE_ADDRS { TSI0_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MKW21Z4/
DMKW21Z4.h7779 #define TSI0_BASE (0x40045000u) macro
7781 #define TSI0 ((TSI_Type *)TSI0_BASE)
7783 #define TSI_BASE_ADDRS { TSI0_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MKW20Z4/
DMKW20Z4.h9000 #define TSI0_BASE (0x40045000u) macro
9002 #define TSI0 ((TSI_Type *)TSI0_BASE)
9005 #define TSI_BASE_ADDRS { TSI0_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MKW41Z4/
DMKW41Z4.h7850 #define TSI0_BASE (0x40045000u) macro
7852 #define TSI0 ((TSI_Type *)TSI0_BASE)
7854 #define TSI_BASE_ADDRS { TSI0_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MKW40Z4/
DMKW40Z4.h9000 #define TSI0_BASE (0x40045000u) macro
9002 #define TSI0 ((TSI_Type *)TSI0_BASE)
9005 #define TSI_BASE_ADDRS { TSI0_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MK80F25615/
DMK80F25615.h25030 #define TSI0_BASE (0x40045000u) macro
25032 #define TSI0 ((TSI_Type *)TSI0_BASE)
25034 #define TSI_BASE_ADDRS { TSI0_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MK82F25615/
DMK82F25615.h26010 #define TSI0_BASE (0x40045000u) macro
26012 #define TSI0 ((TSI_Type *)TSI0_BASE)
26014 #define TSI_BASE_ADDRS { TSI0_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MK26F18/
DMK26F18.h27040 #define TSI0_BASE (0x40045000u) macro
27042 #define TSI0 ((TSI_Type *)TSI0_BASE)
27044 #define TSI_BASE_ADDRS { TSI0_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MK65F18/
DMK65F18.h28883 #define TSI0_BASE (0x40045000u) macro
28885 #define TSI0 ((TSI_Type *)TSI0_BASE)
28887 #define TSI_BASE_ADDRS { TSI0_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MK66F18/
DMK66F18.h28883 #define TSI0_BASE (0x40045000u) macro
28885 #define TSI0 ((TSI_Type *)TSI0_BASE)
28887 #define TSI_BASE_ADDRS { TSI0_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN546/
DMCXN546_cm33_core0.h79107 #define TSI0_BASE (0x50050000u) macro
79111 #define TSI0 ((TSI_Type *)TSI0_BASE)
79115 #define TSI_BASE_ADDRS { TSI0_BASE }
79124 #define TSI0_BASE (0x40050000u) macro
79126 #define TSI0 ((TSI_Type *)TSI0_BASE)
79128 #define TSI_BASE_ADDRS { TSI0_BASE }
DMCXN546_cm33_core1.h79107 #define TSI0_BASE (0x50050000u) macro
79111 #define TSI0 ((TSI_Type *)TSI0_BASE)
79115 #define TSI_BASE_ADDRS { TSI0_BASE }
79124 #define TSI0_BASE (0x40050000u) macro
79126 #define TSI0 ((TSI_Type *)TSI0_BASE)
79128 #define TSI_BASE_ADDRS { TSI0_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN547/
DMCXN547_cm33_core0.h79107 #define TSI0_BASE (0x50050000u) macro
79111 #define TSI0 ((TSI_Type *)TSI0_BASE)
79115 #define TSI_BASE_ADDRS { TSI0_BASE }
79124 #define TSI0_BASE (0x40050000u) macro
79126 #define TSI0 ((TSI_Type *)TSI0_BASE)
79128 #define TSI_BASE_ADDRS { TSI0_BASE }
DMCXN547_cm33_core1.h79107 #define TSI0_BASE (0x50050000u) macro
79111 #define TSI0 ((TSI_Type *)TSI0_BASE)
79115 #define TSI_BASE_ADDRS { TSI0_BASE }
79124 #define TSI0_BASE (0x40050000u) macro
79126 #define TSI0 ((TSI_Type *)TSI0_BASE)
79128 #define TSI_BASE_ADDRS { TSI0_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN947/
DMCXN947_cm33_core1.h81773 #define TSI0_BASE (0x50050000u) macro
81777 #define TSI0 ((TSI_Type *)TSI0_BASE)
81781 #define TSI_BASE_ADDRS { TSI0_BASE }
81790 #define TSI0_BASE (0x40050000u) macro
81792 #define TSI0 ((TSI_Type *)TSI0_BASE)
81794 #define TSI_BASE_ADDRS { TSI0_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN946/
DMCXN946_cm33_core0.h81773 #define TSI0_BASE (0x50050000u) macro
81777 #define TSI0 ((TSI_Type *)TSI0_BASE)
81781 #define TSI_BASE_ADDRS { TSI0_BASE }
81790 #define TSI0_BASE (0x40050000u) macro
81792 #define TSI0 ((TSI_Type *)TSI0_BASE)
81794 #define TSI_BASE_ADDRS { TSI0_BASE }
DMCXN946_cm33_core1.h81773 #define TSI0_BASE (0x50050000u) macro
81777 #define TSI0 ((TSI_Type *)TSI0_BASE)
81781 #define TSI_BASE_ADDRS { TSI0_BASE }
81790 #define TSI0_BASE (0x40050000u) macro
81792 #define TSI0 ((TSI_Type *)TSI0_BASE)
81794 #define TSI_BASE_ADDRS { TSI0_BASE }

12