| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXC041/ |
| D | MCXC041.h | 6632 #define TPM_CnV_VAL_MASK (0xFFFFU) macro 6635 …) (((uint32_t)(((uint32_t)(x)) << TPM_CnV_VAL_SHIFT)) & TPM_CnV_VAL_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKL17Z644/ |
| D | MKL17Z644.h | 8119 #define TPM_CnV_VAL_MASK (0xFFFFU) macro 8121 …) (((uint32_t)(((uint32_t)(x)) << TPM_CnV_VAL_SHIFT)) & TPM_CnV_VAL_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXC141/ |
| D | MCXC141.h | 9138 #define TPM_CnV_VAL_MASK (0xFFFFU) macro 9141 …) (((uint32_t)(((uint32_t)(x)) << TPM_CnV_VAL_SHIFT)) & TPM_CnV_VAL_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXC142/ |
| D | MCXC142.h | 9136 #define TPM_CnV_VAL_MASK (0xFFFFU) macro 9139 …) (((uint32_t)(((uint32_t)(x)) << TPM_CnV_VAL_SHIFT)) & TPM_CnV_VAL_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKL25Z4/ |
| D | MKL25Z4.h | 4250 #define TPM_CnV_VAL_MASK (0xFFFFU) macro 4252 …) (((uint32_t)(((uint32_t)(x)) << TPM_CnV_VAL_SHIFT)) & TPM_CnV_VAL_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXC242/ |
| D | MCXC242.h | 9146 #define TPM_CnV_VAL_MASK (0xFFFFU) macro 9149 …) (((uint32_t)(((uint32_t)(x)) << TPM_CnV_VAL_SHIFT)) & TPM_CnV_VAL_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKL27Z644/ |
| D | MKL27Z644.h | 8135 #define TPM_CnV_VAL_MASK (0xFFFFU) macro 8137 …) (((uint32_t)(((uint32_t)(x)) << TPM_CnV_VAL_SHIFT)) & TPM_CnV_VAL_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXC144/ |
| D | MCXC144.h | 9788 #define TPM_CnV_VAL_MASK (0xFFFFU) macro 9791 …) (((uint32_t)(((uint32_t)(x)) << TPM_CnV_VAL_SHIFT)) & TPM_CnV_VAL_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXC143/ |
| D | MCXC143.h | 9788 #define TPM_CnV_VAL_MASK (0xFFFFU) macro 9791 …) (((uint32_t)(((uint32_t)(x)) << TPM_CnV_VAL_SHIFT)) & TPM_CnV_VAL_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXC243/ |
| D | MCXC243.h | 9846 #define TPM_CnV_VAL_MASK (0xFFFFU) macro 9849 …) (((uint32_t)(((uint32_t)(x)) << TPM_CnV_VAL_SHIFT)) & TPM_CnV_VAL_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXC244/ |
| D | MCXC244.h | 9848 #define TPM_CnV_VAL_MASK (0xFFFFU) macro 9851 …) (((uint32_t)(((uint32_t)(x)) << TPM_CnV_VAL_SHIFT)) & TPM_CnV_VAL_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKE04Z4/ |
| D | MKE04Z4.h | 2360 #define TPM_CnV_VAL_MASK FTM_CnV_VAL_MASK macro
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKE02Z4/ |
| D | MKE02Z4.h | 2352 #define TPM_CnV_VAL_MASK FTM_CnV_VAL_MASK macro
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKE04Z1284/ |
| D | MKE04Z1284.h | 2377 #define TPM_CnV_VAL_MASK FTM_CnV_VAL_MASK macro
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/K32L2B21A/ |
| D | K32L2B21A.h | 12865 #define TPM_CnV_VAL_MASK (0xFFFFU) macro 12869 #define TPM_CnV_VAL(x) (((uint32_t)(((uint32_t)(x)) << TPM_CnV_VAL_SHIFT)) & TPM_CnV_VAL_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/K32L2B31A/ |
| D | K32L2B31A.h | 12865 #define TPM_CnV_VAL_MASK (0xFFFFU) macro 12869 #define TPM_CnV_VAL(x) (((uint32_t)(((uint32_t)(x)) << TPM_CnV_VAL_SHIFT)) & TPM_CnV_VAL_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/K32L2B11A/ |
| D | K32L2B11A.h | 12865 #define TPM_CnV_VAL_MASK (0xFFFFU) macro 12869 #define TPM_CnV_VAL(x) (((uint32_t)(((uint32_t)(x)) << TPM_CnV_VAL_SHIFT)) & TPM_CnV_VAL_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXC444/ |
| D | MCXC444.h | 14564 #define TPM_CnV_VAL_MASK (0xFFFFU) macro 14567 …) (((uint32_t)(((uint32_t)(x)) << TPM_CnV_VAL_SHIFT)) & TPM_CnV_VAL_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXC443/ |
| D | MCXC443.h | 14564 #define TPM_CnV_VAL_MASK (0xFFFFU) macro 14567 …) (((uint32_t)(((uint32_t)(x)) << TPM_CnV_VAL_SHIFT)) & TPM_CnV_VAL_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKE06Z4/ |
| D | MKE06Z4.h | 2377 #define TPM_CnV_VAL_MASK FTM_CnV_VAL_MASK macro
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/K32L2A41A/ |
| D | K32L2A41A.h | 16176 #define TPM_CnV_VAL_MASK (0xFFFFU) macro 16179 …) (((uint32_t)(((uint32_t)(x)) << TPM_CnV_VAL_SHIFT)) & TPM_CnV_VAL_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/K32L2A31A/ |
| D | K32L2A31A.h | 16176 #define TPM_CnV_VAL_MASK (0xFFFFU) macro 16179 …) (((uint32_t)(((uint32_t)(x)) << TPM_CnV_VAL_SHIFT)) & TPM_CnV_VAL_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKW31Z4/ |
| D | MKW31Z4.h | 7091 #define TPM_CnV_VAL_MASK (0xFFFFU) macro 7093 …) (((uint32_t)(((uint32_t)(x)) << TPM_CnV_VAL_SHIFT)) & TPM_CnV_VAL_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKW30Z4/ |
| D | MKW30Z4.h | 7943 #define TPM_CnV_VAL_MASK 0xFFFFu macro 7946 …AL(x) (((uint32_t)(((uint32_t)(x))<<TPM_CnV_VAL_SHIFT))&TPM_CnV_VAL_MASK)
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/K32L3A60/ |
| D | K32L3A60_cm4.h | 20679 #define TPM_CnV_VAL_MASK (0xFFFFU) macro 20682 …) (((uint32_t)(((uint32_t)(x)) << TPM_CnV_VAL_SHIFT)) & TPM_CnV_VAL_MASK)
|