Home
last modified time | relevance | path

Searched refs:SYSCON_PRESETCTRL3_NPU_RST_MASK (Results 1 – 8 of 8) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN546/
DMCXN546_cm33_core0.h70696 #define SYSCON_PRESETCTRL3_NPU_RST_MASK (0x200000U) macro
70702 …(uint32_t)(((uint32_t)(x)) << SYSCON_PRESETCTRL3_NPU_RST_SHIFT)) & SYSCON_PRESETCTRL3_NPU_RST_MASK)
DMCXN546_cm33_core1.h70696 #define SYSCON_PRESETCTRL3_NPU_RST_MASK (0x200000U) macro
70702 …(uint32_t)(((uint32_t)(x)) << SYSCON_PRESETCTRL3_NPU_RST_SHIFT)) & SYSCON_PRESETCTRL3_NPU_RST_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN547/
DMCXN547_cm33_core0.h70696 #define SYSCON_PRESETCTRL3_NPU_RST_MASK (0x200000U) macro
70702 …(uint32_t)(((uint32_t)(x)) << SYSCON_PRESETCTRL3_NPU_RST_SHIFT)) & SYSCON_PRESETCTRL3_NPU_RST_MASK)
DMCXN547_cm33_core1.h70696 #define SYSCON_PRESETCTRL3_NPU_RST_MASK (0x200000U) macro
70702 …(uint32_t)(((uint32_t)(x)) << SYSCON_PRESETCTRL3_NPU_RST_SHIFT)) & SYSCON_PRESETCTRL3_NPU_RST_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN947/
DMCXN947_cm33_core1.h73362 #define SYSCON_PRESETCTRL3_NPU_RST_MASK (0x200000U) macro
73368 …(uint32_t)(((uint32_t)(x)) << SYSCON_PRESETCTRL3_NPU_RST_SHIFT)) & SYSCON_PRESETCTRL3_NPU_RST_MASK)
DMCXN947_cm33_core0.h73362 #define SYSCON_PRESETCTRL3_NPU_RST_MASK (0x200000U) macro
73368 …(uint32_t)(((uint32_t)(x)) << SYSCON_PRESETCTRL3_NPU_RST_SHIFT)) & SYSCON_PRESETCTRL3_NPU_RST_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN946/
DMCXN946_cm33_core0.h73362 #define SYSCON_PRESETCTRL3_NPU_RST_MASK (0x200000U) macro
73368 …(uint32_t)(((uint32_t)(x)) << SYSCON_PRESETCTRL3_NPU_RST_SHIFT)) & SYSCON_PRESETCTRL3_NPU_RST_MASK)
DMCXN946_cm33_core1.h73362 #define SYSCON_PRESETCTRL3_NPU_RST_MASK (0x200000U) macro
73368 …(uint32_t)(((uint32_t)(x)) << SYSCON_PRESETCTRL3_NPU_RST_SHIFT)) & SYSCON_PRESETCTRL3_NPU_RST_MASK)