Home
last modified time | relevance | path

Searched refs:SYSCON_CPU1STCKCAL_SKEW_MASK (Results 1 – 16 of 16) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5526/
DLPC5526.h19599 #define SYSCON_CPU1STCKCAL_SKEW_MASK (0x1000000U) macro
19603 … (((uint32_t)(((uint32_t)(x)) << SYSCON_CPU1STCKCAL_SKEW_SHIFT)) & SYSCON_CPU1STCKCAL_SKEW_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5528/
DLPC5528.h19598 #define SYSCON_CPU1STCKCAL_SKEW_MASK (0x1000000U) macro
19602 … (((uint32_t)(((uint32_t)(x)) << SYSCON_CPU1STCKCAL_SKEW_SHIFT)) & SYSCON_CPU1STCKCAL_SKEW_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S26/
DLPC55S26.h21255 #define SYSCON_CPU1STCKCAL_SKEW_MASK (0x1000000U) macro
21259 … (((uint32_t)(((uint32_t)(x)) << SYSCON_CPU1STCKCAL_SKEW_SHIFT)) & SYSCON_CPU1STCKCAL_SKEW_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S28/
DLPC55S28.h21254 #define SYSCON_CPU1STCKCAL_SKEW_MASK (0x1000000U) macro
21258 … (((uint32_t)(((uint32_t)(x)) << SYSCON_CPU1STCKCAL_SKEW_SHIFT)) & SYSCON_CPU1STCKCAL_SKEW_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S66/
DLPC55S66_cm33_core1.h21857 #define SYSCON_CPU1STCKCAL_SKEW_MASK (0x1000000U) macro
21861 … (((uint32_t)(((uint32_t)(x)) << SYSCON_CPU1STCKCAL_SKEW_SHIFT)) & SYSCON_CPU1STCKCAL_SKEW_MASK)
DLPC55S66_cm33_core0.h21857 #define SYSCON_CPU1STCKCAL_SKEW_MASK (0x1000000U) macro
21861 … (((uint32_t)(((uint32_t)(x)) << SYSCON_CPU1STCKCAL_SKEW_SHIFT)) & SYSCON_CPU1STCKCAL_SKEW_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S69/
DLPC55S69_cm33_core1.h21856 #define SYSCON_CPU1STCKCAL_SKEW_MASK (0x1000000U) macro
21860 … (((uint32_t)(((uint32_t)(x)) << SYSCON_CPU1STCKCAL_SKEW_SHIFT)) & SYSCON_CPU1STCKCAL_SKEW_MASK)
DLPC55S69_cm33_core0.h21856 #define SYSCON_CPU1STCKCAL_SKEW_MASK (0x1000000U) macro
21860 … (((uint32_t)(((uint32_t)(x)) << SYSCON_CPU1STCKCAL_SKEW_SHIFT)) & SYSCON_CPU1STCKCAL_SKEW_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN546/
DMCXN546_cm33_core0.h69986 #define SYSCON_CPU1STCKCAL_SKEW_MASK (0x1000000U) macro
69992 … (((uint32_t)(((uint32_t)(x)) << SYSCON_CPU1STCKCAL_SKEW_SHIFT)) & SYSCON_CPU1STCKCAL_SKEW_MASK)
DMCXN546_cm33_core1.h69986 #define SYSCON_CPU1STCKCAL_SKEW_MASK (0x1000000U) macro
69992 … (((uint32_t)(((uint32_t)(x)) << SYSCON_CPU1STCKCAL_SKEW_SHIFT)) & SYSCON_CPU1STCKCAL_SKEW_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN547/
DMCXN547_cm33_core0.h69986 #define SYSCON_CPU1STCKCAL_SKEW_MASK (0x1000000U) macro
69992 … (((uint32_t)(((uint32_t)(x)) << SYSCON_CPU1STCKCAL_SKEW_SHIFT)) & SYSCON_CPU1STCKCAL_SKEW_MASK)
DMCXN547_cm33_core1.h69986 #define SYSCON_CPU1STCKCAL_SKEW_MASK (0x1000000U) macro
69992 … (((uint32_t)(((uint32_t)(x)) << SYSCON_CPU1STCKCAL_SKEW_SHIFT)) & SYSCON_CPU1STCKCAL_SKEW_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN947/
DMCXN947_cm33_core1.h72652 #define SYSCON_CPU1STCKCAL_SKEW_MASK (0x1000000U) macro
72658 … (((uint32_t)(((uint32_t)(x)) << SYSCON_CPU1STCKCAL_SKEW_SHIFT)) & SYSCON_CPU1STCKCAL_SKEW_MASK)
DMCXN947_cm33_core0.h72652 #define SYSCON_CPU1STCKCAL_SKEW_MASK (0x1000000U) macro
72658 … (((uint32_t)(((uint32_t)(x)) << SYSCON_CPU1STCKCAL_SKEW_SHIFT)) & SYSCON_CPU1STCKCAL_SKEW_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN946/
DMCXN946_cm33_core0.h72652 #define SYSCON_CPU1STCKCAL_SKEW_MASK (0x1000000U) macro
72658 … (((uint32_t)(((uint32_t)(x)) << SYSCON_CPU1STCKCAL_SKEW_SHIFT)) & SYSCON_CPU1STCKCAL_SKEW_MASK)
DMCXN946_cm33_core1.h72652 #define SYSCON_CPU1STCKCAL_SKEW_MASK (0x1000000U) macro
72658 … (((uint32_t)(((uint32_t)(x)) << SYSCON_CPU1STCKCAL_SKEW_SHIFT)) & SYSCON_CPU1STCKCAL_SKEW_MASK)