Home
last modified time | relevance | path

Searched refs:SYSCON_CMP1RRCLKSEL_SEL_SHIFT (Results 1 – 10 of 10) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN236/
DMCXN236.h58092 #define SYSCON_CMP1RRCLKSEL_SEL_SHIFT (0U) macro
58103 …RRCLKSEL_SEL(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_CMP1RRCLKSEL_SEL_SHIFT)) & SY…
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN235/
DMCXN235.h58050 #define SYSCON_CMP1RRCLKSEL_SEL_SHIFT (0U) macro
58061 …RRCLKSEL_SEL(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_CMP1RRCLKSEL_SEL_SHIFT)) & SY…
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN546/
DMCXN546_cm33_core0.h73645 #define SYSCON_CMP1RRCLKSEL_SEL_SHIFT (0U) macro
73656 …RRCLKSEL_SEL(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_CMP1RRCLKSEL_SEL_SHIFT)) & SY…
DMCXN546_cm33_core1.h73645 #define SYSCON_CMP1RRCLKSEL_SEL_SHIFT (0U) macro
73656 …RRCLKSEL_SEL(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_CMP1RRCLKSEL_SEL_SHIFT)) & SY…
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN547/
DMCXN547_cm33_core0.h73645 #define SYSCON_CMP1RRCLKSEL_SEL_SHIFT (0U) macro
73656 …RRCLKSEL_SEL(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_CMP1RRCLKSEL_SEL_SHIFT)) & SY…
DMCXN547_cm33_core1.h73645 #define SYSCON_CMP1RRCLKSEL_SEL_SHIFT (0U) macro
73656 …RRCLKSEL_SEL(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_CMP1RRCLKSEL_SEL_SHIFT)) & SY…
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN947/
DMCXN947_cm33_core1.h76311 #define SYSCON_CMP1RRCLKSEL_SEL_SHIFT (0U) macro
76322 …RRCLKSEL_SEL(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_CMP1RRCLKSEL_SEL_SHIFT)) & SY…
DMCXN947_cm33_core0.h76311 #define SYSCON_CMP1RRCLKSEL_SEL_SHIFT (0U) macro
76322 …RRCLKSEL_SEL(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_CMP1RRCLKSEL_SEL_SHIFT)) & SY…
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN946/
DMCXN946_cm33_core0.h76311 #define SYSCON_CMP1RRCLKSEL_SEL_SHIFT (0U) macro
76322 …RRCLKSEL_SEL(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_CMP1RRCLKSEL_SEL_SHIFT)) & SY…
DMCXN946_cm33_core1.h76311 #define SYSCON_CMP1RRCLKSEL_SEL_SHIFT (0U) macro
76322 …RRCLKSEL_SEL(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_CMP1RRCLKSEL_SEL_SHIFT)) & SY…