Home
last modified time | relevance | path

Searched refs:SWM0 (Results 1 – 25 of 26) sorted by relevance

12

/hal_nxp-latest/mcux/mcux-sdk/devices/LPC812/drivers/
Dfsl_clock.c327 SWM0->PINENABLE0 &= ~SWM_PINENABLE0_CLKIN_MASK; in CLOCK_InitExtClkin()
342 SWM0->PINENABLE0 &= ~SWM_PINENABLE0_XTALIN_MASK; in CLOCK_InitXtalin()
366 SWM0->PINENABLE0 &= ~(SWM_PINENABLE0_XTALIN_MASK | SWM_PINENABLE0_XTALOUT_MASK); in CLOCK_InitSysOsc()
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC822/drivers/
Dfsl_clock.c327 SWM0->PINENABLE0 &= ~SWM_PINENABLE0_CLKIN_MASK; in CLOCK_InitExtClkin()
342 SWM0->PINENABLE0 &= ~SWM_PINENABLE0_XTALIN_MASK; in CLOCK_InitXtalin()
366 SWM0->PINENABLE0 &= ~(SWM_PINENABLE0_XTALIN_MASK | SWM_PINENABLE0_XTALOUT_MASK); in CLOCK_InitSysOsc()
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC832/drivers/
Dfsl_clock.c327 SWM0->PINENABLE0 &= ~SWM_PINENABLE0_CLKIN_MASK; in CLOCK_InitExtClkin()
342 SWM0->PINENABLE0 &= ~SWM_PINENABLE0_XTALIN_MASK; in CLOCK_InitXtalin()
366 SWM0->PINENABLE0 &= ~(SWM_PINENABLE0_XTALIN_MASK | SWM_PINENABLE0_XTALOUT_MASK); in CLOCK_InitSysOsc()
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC834/drivers/
Dfsl_clock.c327 SWM0->PINENABLE0 &= ~SWM_PINENABLE0_CLKIN_MASK; in CLOCK_InitExtClkin()
342 SWM0->PINENABLE0 &= ~SWM_PINENABLE0_XTALIN_MASK; in CLOCK_InitXtalin()
366 SWM0->PINENABLE0 &= ~(SWM_PINENABLE0_XTALIN_MASK | SWM_PINENABLE0_XTALOUT_MASK); in CLOCK_InitSysOsc()
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC824/drivers/
Dfsl_clock.c327 SWM0->PINENABLE0 &= ~SWM_PINENABLE0_CLKIN_MASK; in CLOCK_InitExtClkin()
342 SWM0->PINENABLE0 &= ~SWM_PINENABLE0_XTALIN_MASK; in CLOCK_InitXtalin()
366 SWM0->PINENABLE0 &= ~(SWM_PINENABLE0_XTALIN_MASK | SWM_PINENABLE0_XTALOUT_MASK); in CLOCK_InitSysOsc()
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC845/drivers/
Dfsl_clock.c570 SWM0->PINENABLE0 &= ~SWM_PINENABLE0_CLKIN_MASK; in CLOCK_InitExtClkin()
587 SWM0->PINENABLE0 &= ~SWM_PINENABLE0_XTALIN_MASK; in CLOCK_InitXtalin()
613 SWM0->PINENABLE0 &= ~(SWM_PINENABLE0_XTALIN_MASK | SWM_PINENABLE0_XTALOUT_MASK); in CLOCK_InitSysOsc()
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC864/drivers/
Dfsl_clock.c599 SWM0->PINENABLE0 &= ~SWM_PINENABLE0_CLKIN_MASK; in CLOCK_InitExtClkin()
616 SWM0->PINENABLE0 &= ~SWM_PINENABLE0_XTALIN_MASK; in CLOCK_InitXtalin()
642 SWM0->PINENABLE0 &= ~(SWM_PINENABLE0_XTALIN_MASK | SWM_PINENABLE0_XTALOUT_MASK); in CLOCK_InitSysOsc()
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC865/drivers/
Dfsl_clock.c599 SWM0->PINENABLE0 &= ~SWM_PINENABLE0_CLKIN_MASK; in CLOCK_InitExtClkin()
616 SWM0->PINENABLE0 &= ~SWM_PINENABLE0_XTALIN_MASK; in CLOCK_InitXtalin()
642 SWM0->PINENABLE0 &= ~(SWM_PINENABLE0_XTALIN_MASK | SWM_PINENABLE0_XTALOUT_MASK); in CLOCK_InitSysOsc()
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC844/drivers/
Dfsl_clock.c570 SWM0->PINENABLE0 &= ~SWM_PINENABLE0_CLKIN_MASK; in CLOCK_InitExtClkin()
587 SWM0->PINENABLE0 &= ~SWM_PINENABLE0_XTALIN_MASK; in CLOCK_InitXtalin()
613 SWM0->PINENABLE0 &= ~(SWM_PINENABLE0_XTALIN_MASK | SWM_PINENABLE0_XTALOUT_MASK); in CLOCK_InitSysOsc()
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC811/drivers/
Dfsl_clock.c329 SWM0->PINENABLE0 &= ~SWM_PINENABLE0_CLKIN_MASK; in CLOCK_InitExtClkin()
346 SWM0->PINENABLE0 &= ~(SWM_PINENABLE0_XTALIN_MASK | SWM_PINENABLE0_XTALOUT_MASK); in CLOCK_InitSysOsc()
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC810/drivers/
Dfsl_clock.c327 SWM0->PINENABLE0 &= ~SWM_PINENABLE0_CLKIN_MASK; in CLOCK_InitExtClkin()
344 SWM0->PINENABLE0 &= ~(SWM_PINENABLE0_XTALIN_MASK | SWM_PINENABLE0_XTALOUT_MASK); in CLOCK_InitSysOsc()
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC804/drivers/
Dfsl_clock.c302 SWM0->PINENABLE0 &= ~SWM_PINENABLE0_CLKIN_MASK; in CLOCK_InitExtClkin()
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC802/drivers/
Dfsl_clock.c301 SWM0->PINENABLE0 &= ~SWM_PINENABLE0_CLKIN_MASK; in CLOCK_InitExtClkin()
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC811/
DLPC811.h4579 #define SWM0 ((SWM_Type *)SWM0_BASE) macro
4583 #define SWM_BASE_PTRS { SWM0 }
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC812/
DLPC812.h4587 #define SWM0 ((SWM_Type *)SWM0_BASE) macro
4591 #define SWM_BASE_PTRS { SWM0 }
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC810/
DLPC810.h4579 #define SWM0 ((SWM_Type *)SWM0_BASE) macro
4583 #define SWM_BASE_PTRS { SWM0 }
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC802/
DLPC802.h4506 #define SWM0 ((SWM_Type *)SWM0_BASE) macro
4510 #define SWM_BASE_PTRS { SWM0 }
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC804/
DLPC804.h5403 #define SWM0 ((SWM_Type *)SWM0_BASE) macro
5407 #define SWM_BASE_PTRS { SWM0 }
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC824/
DLPC824.h6525 #define SWM0 ((SWM_Type *)SWM0_BASE) macro
6529 #define SWM_BASE_PTRS { SWM0 }
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC822/
DLPC822.h6525 #define SWM0 ((SWM_Type *)SWM0_BASE) macro
6529 #define SWM_BASE_PTRS { SWM0 }
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC834/
DLPC834.h6228 #define SWM0 ((SWM_Type *)SWM0_BASE) macro
6232 #define SWM_BASE_PTRS { SWM0 }
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC832/
DLPC832.h6228 #define SWM0 ((SWM_Type *)SWM0_BASE) macro
6232 #define SWM_BASE_PTRS { SWM0 }
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC844/
DLPC844.h7263 #define SWM0 ((SWM_Type *)SWM0_BASE) macro
7267 #define SWM_BASE_PTRS { SWM0 }
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC845/
DLPC845.h7787 #define SWM0 ((SWM_Type *)SWM0_BASE) macro
7791 #define SWM_BASE_PTRS { SWM0 }
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC865/
DLPC865.h9081 #define SWM0 ((SWM_Type *)SWM0_BASE) macro
9085 #define SWM_BASE_PTRS { SWM0 }

12