Home
last modified time | relevance | path

Searched refs:SPI_TXDATCTL_TXSSEL3_N_MASK (Results 1 – 9 of 9) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/drivers/lpc_minispi/
Dfsl_spi.h91 #if defined(SPI_TXDATCTL_TXSSEL3_N_MASK)
92 kSPI_Ssel3Assert = (int)(~SPI_TXDATCTL_TXSSEL3_N_MASK), /*!< Slave select 3 */
102 | SPI_TXDATCTL_TXSSEL3_N_MASK
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC824/
DLPC824.h5730 #define SPI_TXDATCTL_TXSSEL3_N_MASK (0x80000U) macro
5738 … (((uint32_t)(((uint32_t)(x)) << SPI_TXDATCTL_TXSSEL3_N_SHIFT)) & SPI_TXDATCTL_TXSSEL3_N_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC822/
DLPC822.h5730 #define SPI_TXDATCTL_TXSSEL3_N_MASK (0x80000U) macro
5738 … (((uint32_t)(((uint32_t)(x)) << SPI_TXDATCTL_TXSSEL3_N_SHIFT)) & SPI_TXDATCTL_TXSSEL3_N_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC834/
DLPC834.h5574 #define SPI_TXDATCTL_TXSSEL3_N_MASK (0x80000U) macro
5582 … (((uint32_t)(((uint32_t)(x)) << SPI_TXDATCTL_TXSSEL3_N_SHIFT)) & SPI_TXDATCTL_TXSSEL3_N_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC832/
DLPC832.h5574 #define SPI_TXDATCTL_TXSSEL3_N_MASK (0x80000U) macro
5582 … (((uint32_t)(((uint32_t)(x)) << SPI_TXDATCTL_TXSSEL3_N_SHIFT)) & SPI_TXDATCTL_TXSSEL3_N_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC844/
DLPC844.h6218 #define SPI_TXDATCTL_TXSSEL3_N_MASK (0x80000U) macro
6226 … (((uint32_t)(((uint32_t)(x)) << SPI_TXDATCTL_TXSSEL3_N_SHIFT)) & SPI_TXDATCTL_TXSSEL3_N_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC845/
DLPC845.h6742 #define SPI_TXDATCTL_TXSSEL3_N_MASK (0x80000U) macro
6750 … (((uint32_t)(((uint32_t)(x)) << SPI_TXDATCTL_TXSSEL3_N_SHIFT)) & SPI_TXDATCTL_TXSSEL3_N_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC865/
DLPC865.h8180 #define SPI_TXDATCTL_TXSSEL3_N_MASK (0x80000U) macro
8188 … (((uint32_t)(((uint32_t)(x)) << SPI_TXDATCTL_TXSSEL3_N_SHIFT)) & SPI_TXDATCTL_TXSSEL3_N_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC864/
DLPC864.h8178 #define SPI_TXDATCTL_TXSSEL3_N_MASK (0x80000U) macro
8186 … (((uint32_t)(((uint32_t)(x)) << SPI_TXDATCTL_TXSSEL3_N_SHIFT)) & SPI_TXDATCTL_TXSSEL3_N_MASK)