Home
last modified time | relevance | path

Searched refs:SPC_PD_STATUS_PD_LP_REQ_MASK (Results 1 – 25 of 26) sorted by relevance

12

/hal_nxp-latest/mcux/mcux-sdk/drivers/spc/
Dfsl_spc.h502 …n ((base->PD_STATUS[(uint8_t)powerDomainId] & SPC_PD_STATUS_PD_LP_REQ_MASK) == SPC_PD_STATUS_PD_LP… in SPC_CheckPowerDomainLowPowerRequest()
513 base->PD_STATUS[(uint8_t)powerDomainId] |= SPC_PD_STATUS_PD_LP_REQ_MASK; in SPC_ClearPowerDomainLowPowerRequestFlag()
/hal_nxp-latest/mcux/mcux-sdk/drivers/mcx_spc/
Dfsl_spc.h631 base->PD_STATUS[(uint8_t)powerDomainId] |= SPC_PD_STATUS_PD_LP_REQ_MASK; in SPC_ClearPowerDomainLowPowerRequestFlag()
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA142/
DMCXA142.h25409 #define SPC_PD_STATUS_PD_LP_REQ_MASK (0x10U) macro
25415 … (((uint32_t)(((uint32_t)(x)) << SPC_PD_STATUS_PD_LP_REQ_SHIFT)) & SPC_PD_STATUS_PD_LP_REQ_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA143/
DMCXA143.h25409 #define SPC_PD_STATUS_PD_LP_REQ_MASK (0x10U) macro
25415 … (((uint32_t)(((uint32_t)(x)) << SPC_PD_STATUS_PD_LP_REQ_SHIFT)) & SPC_PD_STATUS_PD_LP_REQ_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA153/
DMCXA153.h25409 #define SPC_PD_STATUS_PD_LP_REQ_MASK (0x10U) macro
25415 … (((uint32_t)(((uint32_t)(x)) << SPC_PD_STATUS_PD_LP_REQ_SHIFT)) & SPC_PD_STATUS_PD_LP_REQ_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA152/
DMCXA152.h25409 #define SPC_PD_STATUS_PD_LP_REQ_MASK (0x10U) macro
25415 … (((uint32_t)(((uint32_t)(x)) << SPC_PD_STATUS_PD_LP_REQ_SHIFT)) & SPC_PD_STATUS_PD_LP_REQ_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA146/
DMCXA146.h32658 #define SPC_PD_STATUS_PD_LP_REQ_MASK (0x10U) macro
32664 … (((uint32_t)(((uint32_t)(x)) << SPC_PD_STATUS_PD_LP_REQ_SHIFT)) & SPC_PD_STATUS_PD_LP_REQ_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA145/
DMCXA145.h32658 #define SPC_PD_STATUS_PD_LP_REQ_MASK (0x10U) macro
32664 … (((uint32_t)(((uint32_t)(x)) << SPC_PD_STATUS_PD_LP_REQ_SHIFT)) & SPC_PD_STATUS_PD_LP_REQ_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA144/
DMCXA144.h32658 #define SPC_PD_STATUS_PD_LP_REQ_MASK (0x10U) macro
32664 … (((uint32_t)(((uint32_t)(x)) << SPC_PD_STATUS_PD_LP_REQ_SHIFT)) & SPC_PD_STATUS_PD_LP_REQ_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA156/
DMCXA156.h33280 #define SPC_PD_STATUS_PD_LP_REQ_MASK (0x10U) macro
33286 … (((uint32_t)(((uint32_t)(x)) << SPC_PD_STATUS_PD_LP_REQ_SHIFT)) & SPC_PD_STATUS_PD_LP_REQ_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA154/
DMCXA154.h33280 #define SPC_PD_STATUS_PD_LP_REQ_MASK (0x10U) macro
33286 … (((uint32_t)(((uint32_t)(x)) << SPC_PD_STATUS_PD_LP_REQ_SHIFT)) & SPC_PD_STATUS_PD_LP_REQ_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA155/
DMCXA155.h33280 #define SPC_PD_STATUS_PD_LP_REQ_MASK (0x10U) macro
33286 … (((uint32_t)(((uint32_t)(x)) << SPC_PD_STATUS_PD_LP_REQ_SHIFT)) & SPC_PD_STATUS_PD_LP_REQ_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXW716A/
DMCXW716A.h33205 #define SPC_PD_STATUS_PD_LP_REQ_MASK (0x10U) macro
33211 … (((uint32_t)(((uint32_t)(x)) << SPC_PD_STATUS_PD_LP_REQ_SHIFT)) & SPC_PD_STATUS_PD_LP_REQ_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXW716C/
DMCXW716C.h35374 #define SPC_PD_STATUS_PD_LP_REQ_MASK (0x10U) macro
35380 … (((uint32_t)(((uint32_t)(x)) << SPC_PD_STATUS_PD_LP_REQ_SHIFT)) & SPC_PD_STATUS_PD_LP_REQ_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN236/
DMCXN236.h54452 #define SPC_PD_STATUS_PD_LP_REQ_MASK (0x10U) macro
54458 … (((uint32_t)(((uint32_t)(x)) << SPC_PD_STATUS_PD_LP_REQ_SHIFT)) & SPC_PD_STATUS_PD_LP_REQ_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN235/
DMCXN235.h54410 #define SPC_PD_STATUS_PD_LP_REQ_MASK (0x10U) macro
54416 … (((uint32_t)(((uint32_t)(x)) << SPC_PD_STATUS_PD_LP_REQ_SHIFT)) & SPC_PD_STATUS_PD_LP_REQ_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXW727C/
DMCXW727C_cm33_core0.h40191 #define SPC_PD_STATUS_PD_LP_REQ_MASK (0x10U) macro
40197 … (((uint32_t)(((uint32_t)(x)) << SPC_PD_STATUS_PD_LP_REQ_SHIFT)) & SPC_PD_STATUS_PD_LP_REQ_MASK)
DMCXW727C_cm33_core1.h45381 #define SPC_PD_STATUS_PD_LP_REQ_MASK (0x10U) macro
45387 … (((uint32_t)(((uint32_t)(x)) << SPC_PD_STATUS_PD_LP_REQ_SHIFT)) & SPC_PD_STATUS_PD_LP_REQ_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN546/
DMCXN546_cm33_core0.h68766 #define SPC_PD_STATUS_PD_LP_REQ_MASK (0x10U) macro
68772 … (((uint32_t)(((uint32_t)(x)) << SPC_PD_STATUS_PD_LP_REQ_SHIFT)) & SPC_PD_STATUS_PD_LP_REQ_MASK)
DMCXN546_cm33_core1.h68766 #define SPC_PD_STATUS_PD_LP_REQ_MASK (0x10U) macro
68772 … (((uint32_t)(((uint32_t)(x)) << SPC_PD_STATUS_PD_LP_REQ_SHIFT)) & SPC_PD_STATUS_PD_LP_REQ_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN547/
DMCXN547_cm33_core0.h68766 #define SPC_PD_STATUS_PD_LP_REQ_MASK (0x10U) macro
68772 … (((uint32_t)(((uint32_t)(x)) << SPC_PD_STATUS_PD_LP_REQ_SHIFT)) & SPC_PD_STATUS_PD_LP_REQ_MASK)
DMCXN547_cm33_core1.h68766 #define SPC_PD_STATUS_PD_LP_REQ_MASK (0x10U) macro
68772 … (((uint32_t)(((uint32_t)(x)) << SPC_PD_STATUS_PD_LP_REQ_SHIFT)) & SPC_PD_STATUS_PD_LP_REQ_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN947/
DMCXN947_cm33_core1.h71432 #define SPC_PD_STATUS_PD_LP_REQ_MASK (0x10U) macro
71438 … (((uint32_t)(((uint32_t)(x)) << SPC_PD_STATUS_PD_LP_REQ_SHIFT)) & SPC_PD_STATUS_PD_LP_REQ_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN946/
DMCXN946_cm33_core0.h71432 #define SPC_PD_STATUS_PD_LP_REQ_MASK (0x10U) macro
71438 … (((uint32_t)(((uint32_t)(x)) << SPC_PD_STATUS_PD_LP_REQ_SHIFT)) & SPC_PD_STATUS_PD_LP_REQ_MASK)
DMCXN946_cm33_core1.h71432 #define SPC_PD_STATUS_PD_LP_REQ_MASK (0x10U) macro
71438 … (((uint32_t)(((uint32_t)(x)) << SPC_PD_STATUS_PD_LP_REQ_SHIFT)) & SPC_PD_STATUS_PD_LP_REQ_MASK)

12