Home
last modified time | relevance | path

Searched refs:PUF_SR_REJECTED_MASK (Results 1 – 18 of 18) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S36/
DLPC55S36.h35947 #define PUF_SR_REJECTED_MASK (0x10U) macro
35950 … (((uint32_t)(((uint32_t)(x)) << PUF_SR_REJECTED_SHIFT)) & PUF_SR_REJECTED_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN236/
DMCXN236.h45743 #define PUF_SR_REJECTED_MASK (0x10U) macro
45746 … (((uint32_t)(((uint32_t)(x)) << PUF_SR_REJECTED_SHIFT)) & PUF_SR_REJECTED_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN235/
DMCXN235.h45713 #define PUF_SR_REJECTED_MASK (0x10U) macro
45716 … (((uint32_t)(((uint32_t)(x)) << PUF_SR_REJECTED_SHIFT)) & PUF_SR_REJECTED_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN546/
DMCXN546_cm33_core0.h57342 #define PUF_SR_REJECTED_MASK (0x10U) macro
57345 … (((uint32_t)(((uint32_t)(x)) << PUF_SR_REJECTED_SHIFT)) & PUF_SR_REJECTED_MASK)
DMCXN546_cm33_core1.h57342 #define PUF_SR_REJECTED_MASK (0x10U) macro
57345 … (((uint32_t)(((uint32_t)(x)) << PUF_SR_REJECTED_SHIFT)) & PUF_SR_REJECTED_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN547/
DMCXN547_cm33_core0.h57342 #define PUF_SR_REJECTED_MASK (0x10U) macro
57345 … (((uint32_t)(((uint32_t)(x)) << PUF_SR_REJECTED_SHIFT)) & PUF_SR_REJECTED_MASK)
DMCXN547_cm33_core1.h57342 #define PUF_SR_REJECTED_MASK (0x10U) macro
57345 … (((uint32_t)(((uint32_t)(x)) << PUF_SR_REJECTED_SHIFT)) & PUF_SR_REJECTED_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/
DMIMXRT798S_hifi4.h59591 #define PUF_SR_REJECTED_MASK (0x10U) macro
59597 … (((uint32_t)(((uint32_t)(x)) << PUF_SR_REJECTED_SHIFT)) & PUF_SR_REJECTED_MASK)
DMIMXRT798S_cm33_core0.h59676 #define PUF_SR_REJECTED_MASK (0x10U) macro
59682 … (((uint32_t)(((uint32_t)(x)) << PUF_SR_REJECTED_SHIFT)) & PUF_SR_REJECTED_MASK)
DMIMXRT798S_ezhv.h59558 #define PUF_SR_REJECTED_MASK (0x10U) macro
59564 … (((uint32_t)(((uint32_t)(x)) << PUF_SR_REJECTED_SHIFT)) & PUF_SR_REJECTED_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/
DMIMXRT735S_ezhv.h56389 #define PUF_SR_REJECTED_MASK (0x10U) macro
56395 … (((uint32_t)(((uint32_t)(x)) << PUF_SR_REJECTED_SHIFT)) & PUF_SR_REJECTED_MASK)
DMIMXRT735S_cm33_core0.h56451 #define PUF_SR_REJECTED_MASK (0x10U) macro
56457 … (((uint32_t)(((uint32_t)(x)) << PUF_SR_REJECTED_SHIFT)) & PUF_SR_REJECTED_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/
DMIMXRT758S_cm33_core0.h59676 #define PUF_SR_REJECTED_MASK (0x10U) macro
59682 … (((uint32_t)(((uint32_t)(x)) << PUF_SR_REJECTED_SHIFT)) & PUF_SR_REJECTED_MASK)
DMIMXRT758S_ezhv.h59534 #define PUF_SR_REJECTED_MASK (0x10U) macro
59540 … (((uint32_t)(((uint32_t)(x)) << PUF_SR_REJECTED_SHIFT)) & PUF_SR_REJECTED_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN947/
DMCXN947_cm33_core1.h58077 #define PUF_SR_REJECTED_MASK (0x10U) macro
58080 … (((uint32_t)(((uint32_t)(x)) << PUF_SR_REJECTED_SHIFT)) & PUF_SR_REJECTED_MASK)
DMCXN947_cm33_core0.h58077 #define PUF_SR_REJECTED_MASK (0x10U) macro
58080 … (((uint32_t)(((uint32_t)(x)) << PUF_SR_REJECTED_SHIFT)) & PUF_SR_REJECTED_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN946/
DMCXN946_cm33_core0.h58077 #define PUF_SR_REJECTED_MASK (0x10U) macro
58080 … (((uint32_t)(((uint32_t)(x)) << PUF_SR_REJECTED_SHIFT)) & PUF_SR_REJECTED_MASK)
DMCXN946_cm33_core1.h58077 #define PUF_SR_REJECTED_MASK (0x10U) macro
58080 … (((uint32_t)(((uint32_t)(x)) << PUF_SR_REJECTED_SHIFT)) & PUF_SR_REJECTED_MASK)