Home
last modified time | relevance | path

Searched refs:PUF_SRAM_INT_CLR_STATUS_READY_SHIFT (Results 1 – 11 of 11) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S36/
DLPC55S36.h36462 #define PUF_SRAM_INT_CLR_STATUS_READY_SHIFT (0U) macro
36464 …LR_STATUS_READY(x) (((uint32_t)(((uint32_t)(x)) << PUF_SRAM_INT_CLR_STATUS_READY_SHIFT)) &…
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN236/
DMCXN236.h46325 #define PUF_SRAM_INT_CLR_STATUS_READY_SHIFT (0U) macro
46327 …LR_STATUS_READY(x) (((uint32_t)(((uint32_t)(x)) << PUF_SRAM_INT_CLR_STATUS_READY_SHIFT)) &…
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN235/
DMCXN235.h46295 #define PUF_SRAM_INT_CLR_STATUS_READY_SHIFT (0U) macro
46297 …LR_STATUS_READY(x) (((uint32_t)(((uint32_t)(x)) << PUF_SRAM_INT_CLR_STATUS_READY_SHIFT)) &…
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN546/
DMCXN546_cm33_core0.h57924 #define PUF_SRAM_INT_CLR_STATUS_READY_SHIFT (0U) macro
57926 …LR_STATUS_READY(x) (((uint32_t)(((uint32_t)(x)) << PUF_SRAM_INT_CLR_STATUS_READY_SHIFT)) &…
DMCXN546_cm33_core1.h57924 #define PUF_SRAM_INT_CLR_STATUS_READY_SHIFT (0U) macro
57926 …LR_STATUS_READY(x) (((uint32_t)(((uint32_t)(x)) << PUF_SRAM_INT_CLR_STATUS_READY_SHIFT)) &…
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN547/
DMCXN547_cm33_core0.h57924 #define PUF_SRAM_INT_CLR_STATUS_READY_SHIFT (0U) macro
57926 …LR_STATUS_READY(x) (((uint32_t)(((uint32_t)(x)) << PUF_SRAM_INT_CLR_STATUS_READY_SHIFT)) &…
DMCXN547_cm33_core1.h57924 #define PUF_SRAM_INT_CLR_STATUS_READY_SHIFT (0U) macro
57926 …LR_STATUS_READY(x) (((uint32_t)(((uint32_t)(x)) << PUF_SRAM_INT_CLR_STATUS_READY_SHIFT)) &…
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN947/
DMCXN947_cm33_core1.h58659 #define PUF_SRAM_INT_CLR_STATUS_READY_SHIFT (0U) macro
58661 …LR_STATUS_READY(x) (((uint32_t)(((uint32_t)(x)) << PUF_SRAM_INT_CLR_STATUS_READY_SHIFT)) &…
DMCXN947_cm33_core0.h58659 #define PUF_SRAM_INT_CLR_STATUS_READY_SHIFT (0U) macro
58661 …LR_STATUS_READY(x) (((uint32_t)(((uint32_t)(x)) << PUF_SRAM_INT_CLR_STATUS_READY_SHIFT)) &…
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN946/
DMCXN946_cm33_core0.h58659 #define PUF_SRAM_INT_CLR_STATUS_READY_SHIFT (0U) macro
58661 …LR_STATUS_READY(x) (((uint32_t)(((uint32_t)(x)) << PUF_SRAM_INT_CLR_STATUS_READY_SHIFT)) &…
DMCXN946_cm33_core1.h58659 #define PUF_SRAM_INT_CLR_STATUS_READY_SHIFT (0U) macro
58661 …LR_STATUS_READY(x) (((uint32_t)(((uint32_t)(x)) << PUF_SRAM_INT_CLR_STATUS_READY_SHIFT)) &…