Home
last modified time | relevance | path

Searched refs:PORT_EDFR_EDF9_MASK (Results 1 – 14 of 14) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MCXW716A/
DMCXW716A.h26402 #define PORT_EDFR_EDF9_MASK (0x200U) macro
26408 … (((uint32_t)(((uint32_t)(x)) << PORT_EDFR_EDF9_SHIFT)) & PORT_EDFR_EDF9_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXW716C/
DMCXW716C.h28571 #define PORT_EDFR_EDF9_MASK (0x200U) macro
28577 … (((uint32_t)(((uint32_t)(x)) << PORT_EDFR_EDF9_SHIFT)) & PORT_EDFR_EDF9_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN236/
DMCXN236.h44854 #define PORT_EDFR_EDF9_MASK (0x200U) macro
44860 … (((uint32_t)(((uint32_t)(x)) << PORT_EDFR_EDF9_SHIFT)) & PORT_EDFR_EDF9_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN235/
DMCXN235.h44824 #define PORT_EDFR_EDF9_MASK (0x200U) macro
44830 … (((uint32_t)(((uint32_t)(x)) << PORT_EDFR_EDF9_SHIFT)) & PORT_EDFR_EDF9_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXW727C/
DMCXW727C_cm33_core0.h33609 #define PORT_EDFR_EDF9_MASK (0x200U) macro
33615 … (((uint32_t)(((uint32_t)(x)) << PORT_EDFR_EDF9_SHIFT)) & PORT_EDFR_EDF9_MASK)
DMCXW727C_cm33_core1.h38804 #define PORT_EDFR_EDF9_MASK (0x200U) macro
38810 … (((uint32_t)(((uint32_t)(x)) << PORT_EDFR_EDF9_SHIFT)) & PORT_EDFR_EDF9_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN546/
DMCXN546_cm33_core0.h55912 #define PORT_EDFR_EDF9_MASK (0x200U) macro
55918 … (((uint32_t)(((uint32_t)(x)) << PORT_EDFR_EDF9_SHIFT)) & PORT_EDFR_EDF9_MASK)
DMCXN546_cm33_core1.h55912 #define PORT_EDFR_EDF9_MASK (0x200U) macro
55918 … (((uint32_t)(((uint32_t)(x)) << PORT_EDFR_EDF9_SHIFT)) & PORT_EDFR_EDF9_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN547/
DMCXN547_cm33_core0.h55912 #define PORT_EDFR_EDF9_MASK (0x200U) macro
55918 … (((uint32_t)(((uint32_t)(x)) << PORT_EDFR_EDF9_SHIFT)) & PORT_EDFR_EDF9_MASK)
DMCXN547_cm33_core1.h55912 #define PORT_EDFR_EDF9_MASK (0x200U) macro
55918 … (((uint32_t)(((uint32_t)(x)) << PORT_EDFR_EDF9_SHIFT)) & PORT_EDFR_EDF9_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN947/
DMCXN947_cm33_core1.h56647 #define PORT_EDFR_EDF9_MASK (0x200U) macro
56653 … (((uint32_t)(((uint32_t)(x)) << PORT_EDFR_EDF9_SHIFT)) & PORT_EDFR_EDF9_MASK)
DMCXN947_cm33_core0.h56647 #define PORT_EDFR_EDF9_MASK (0x200U) macro
56653 … (((uint32_t)(((uint32_t)(x)) << PORT_EDFR_EDF9_SHIFT)) & PORT_EDFR_EDF9_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN946/
DMCXN946_cm33_core0.h56647 #define PORT_EDFR_EDF9_MASK (0x200U) macro
56653 … (((uint32_t)(((uint32_t)(x)) << PORT_EDFR_EDF9_SHIFT)) & PORT_EDFR_EDF9_MASK)
DMCXN946_cm33_core1.h56647 #define PORT_EDFR_EDF9_MASK (0x200U) macro
56653 … (((uint32_t)(((uint32_t)(x)) << PORT_EDFR_EDF9_SHIFT)) & PORT_EDFR_EDF9_MASK)