Home
last modified time | relevance | path

Searched refs:PORT_EDFR_EDF2_MASK (Results 1 – 14 of 14) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MCXW716A/
DMCXW716A.h26330 #define PORT_EDFR_EDF2_MASK (0x4U) macro
26336 … (((uint32_t)(((uint32_t)(x)) << PORT_EDFR_EDF2_SHIFT)) & PORT_EDFR_EDF2_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXW716C/
DMCXW716C.h28499 #define PORT_EDFR_EDF2_MASK (0x4U) macro
28505 … (((uint32_t)(((uint32_t)(x)) << PORT_EDFR_EDF2_SHIFT)) & PORT_EDFR_EDF2_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN236/
DMCXN236.h44798 #define PORT_EDFR_EDF2_MASK (0x4U) macro
44804 … (((uint32_t)(((uint32_t)(x)) << PORT_EDFR_EDF2_SHIFT)) & PORT_EDFR_EDF2_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN235/
DMCXN235.h44768 #define PORT_EDFR_EDF2_MASK (0x4U) macro
44774 … (((uint32_t)(((uint32_t)(x)) << PORT_EDFR_EDF2_SHIFT)) & PORT_EDFR_EDF2_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXW727C/
DMCXW727C_cm33_core0.h33553 #define PORT_EDFR_EDF2_MASK (0x4U) macro
33559 … (((uint32_t)(((uint32_t)(x)) << PORT_EDFR_EDF2_SHIFT)) & PORT_EDFR_EDF2_MASK)
DMCXW727C_cm33_core1.h38748 #define PORT_EDFR_EDF2_MASK (0x4U) macro
38754 … (((uint32_t)(((uint32_t)(x)) << PORT_EDFR_EDF2_SHIFT)) & PORT_EDFR_EDF2_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN546/
DMCXN546_cm33_core0.h55856 #define PORT_EDFR_EDF2_MASK (0x4U) macro
55862 … (((uint32_t)(((uint32_t)(x)) << PORT_EDFR_EDF2_SHIFT)) & PORT_EDFR_EDF2_MASK)
DMCXN546_cm33_core1.h55856 #define PORT_EDFR_EDF2_MASK (0x4U) macro
55862 … (((uint32_t)(((uint32_t)(x)) << PORT_EDFR_EDF2_SHIFT)) & PORT_EDFR_EDF2_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN547/
DMCXN547_cm33_core0.h55856 #define PORT_EDFR_EDF2_MASK (0x4U) macro
55862 … (((uint32_t)(((uint32_t)(x)) << PORT_EDFR_EDF2_SHIFT)) & PORT_EDFR_EDF2_MASK)
DMCXN547_cm33_core1.h55856 #define PORT_EDFR_EDF2_MASK (0x4U) macro
55862 … (((uint32_t)(((uint32_t)(x)) << PORT_EDFR_EDF2_SHIFT)) & PORT_EDFR_EDF2_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN947/
DMCXN947_cm33_core1.h56591 #define PORT_EDFR_EDF2_MASK (0x4U) macro
56597 … (((uint32_t)(((uint32_t)(x)) << PORT_EDFR_EDF2_SHIFT)) & PORT_EDFR_EDF2_MASK)
DMCXN947_cm33_core0.h56591 #define PORT_EDFR_EDF2_MASK (0x4U) macro
56597 … (((uint32_t)(((uint32_t)(x)) << PORT_EDFR_EDF2_SHIFT)) & PORT_EDFR_EDF2_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN946/
DMCXN946_cm33_core0.h56591 #define PORT_EDFR_EDF2_MASK (0x4U) macro
56597 … (((uint32_t)(((uint32_t)(x)) << PORT_EDFR_EDF2_SHIFT)) & PORT_EDFR_EDF2_MASK)
DMCXN946_cm33_core1.h56591 #define PORT_EDFR_EDF2_MASK (0x4U) macro
56597 … (((uint32_t)(((uint32_t)(x)) << PORT_EDFR_EDF2_SHIFT)) & PORT_EDFR_EDF2_MASK)