Home
last modified time | relevance | path

Searched refs:PLLCLKDIV (Results 1 – 22 of 22) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5536/drivers/
Dfsl_clock.c773 freq = CLOCK_GetPll0OutFreq() / ((SYSCON->PLLCLKDIV & SYSCON_PLLCLKDIV_DIV_MASK) + 1U); in CLOCK_GetPllClkDivFreq()
777 … ((SYSCON->PLLCLKDIV & SYSCON_PLLCLKDIV_DIV_MASK) + 1U); // register name should be checked in CLOCK_GetPllClkDivFreq()
863 freq = CLOCK_GetPll0OutFreq() / ((SYSCON->PLLCLKDIV & 0xffU) + 1U); in CLOCK_GetHsLspiClkFreq()
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S36/drivers/
Dfsl_clock.c773 freq = CLOCK_GetPll0OutFreq() / ((SYSCON->PLLCLKDIV & SYSCON_PLLCLKDIV_DIV_MASK) + 1U); in CLOCK_GetPllClkDivFreq()
777 … ((SYSCON->PLLCLKDIV & SYSCON_PLLCLKDIV_DIV_MASK) + 1U); // register name should be checked in CLOCK_GetPllClkDivFreq()
863 freq = CLOCK_GetPll0OutFreq() / ((SYSCON->PLLCLKDIV & 0xffU) + 1U); in CLOCK_GetHsLspiClkFreq()
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5534/drivers/
Dfsl_clock.c773 freq = CLOCK_GetPll0OutFreq() / ((SYSCON->PLLCLKDIV & SYSCON_PLLCLKDIV_DIV_MASK) + 1U); in CLOCK_GetPllClkDivFreq()
777 … ((SYSCON->PLLCLKDIV & SYSCON_PLLCLKDIV_DIV_MASK) + 1U); // register name should be checked in CLOCK_GetPllClkDivFreq()
863 freq = CLOCK_GetPll0OutFreq() / ((SYSCON->PLLCLKDIV & 0xffU) + 1U); in CLOCK_GetHsLspiClkFreq()
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN235/drivers/
Dfsl_clock.c1112 return freq / ((SYSCON->PLLCLKDIV & SYSCON_PLLCLKDIV_DIV_MASK) + 1U); in CLOCK_GetPllClkDivFreq()
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN236/drivers/
Dfsl_clock.c1112 return freq / ((SYSCON->PLLCLKDIV & SYSCON_PLLCLKDIV_DIV_MASK) + 1U); in CLOCK_GetPllClkDivFreq()
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN546/drivers/
Dfsl_clock.c1330 return freq / ((SYSCON->PLLCLKDIV & SYSCON_PLLCLKDIV_DIV_MASK) + 1U); in CLOCK_GetPllClkDivFreq()
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN946/drivers/
Dfsl_clock.c1330 return freq / ((SYSCON->PLLCLKDIV & SYSCON_PLLCLKDIV_DIV_MASK) + 1U); in CLOCK_GetPllClkDivFreq()
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN947/drivers/
Dfsl_clock.c1330 return freq / ((SYSCON->PLLCLKDIV & SYSCON_PLLCLKDIV_DIV_MASK) + 1U); in CLOCK_GetPllClkDivFreq()
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN547/drivers/
Dfsl_clock.c1330 return freq / ((SYSCON->PLLCLKDIV & SYSCON_PLLCLKDIV_DIV_MASK) + 1U); in CLOCK_GetPllClkDivFreq()
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5536/
DLPC5536.h40637 __IO uint32_t PLLCLKDIV; /**< PLL clock divider, offset: 0x3C4 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5534/
DLPC5534.h40637 __IO uint32_t PLLCLKDIV; /**< PLL clock divider, offset: 0x3C4 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S36/
DLPC55S36.h50342 __IO uint32_t PLLCLKDIV; /**< PLL clock divider, offset: 0x3C4 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN236/
DMCXN236.h55284 __IO uint32_t PLLCLKDIV; /**< PLL Clock Divider, offset: 0x3C4 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN235/
DMCXN235.h55242 __IO uint32_t PLLCLKDIV; /**< PLL Clock Divider, offset: 0x3C4 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN546/
DMCXN546_cm33_core0.h69600 __IO uint32_t PLLCLKDIV; /**< PLL Clock Divider, offset: 0x3C4 */ member
DMCXN546_cm33_core1.h69600 __IO uint32_t PLLCLKDIV; /**< PLL Clock Divider, offset: 0x3C4 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN547/
DMCXN547_cm33_core0.h69600 __IO uint32_t PLLCLKDIV; /**< PLL Clock Divider, offset: 0x3C4 */ member
DMCXN547_cm33_core1.h69600 __IO uint32_t PLLCLKDIV; /**< PLL Clock Divider, offset: 0x3C4 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN947/
DMCXN947_cm33_core1.h72266 __IO uint32_t PLLCLKDIV; /**< PLL Clock Divider, offset: 0x3C4 */ member
DMCXN947_cm33_core0.h72266 __IO uint32_t PLLCLKDIV; /**< PLL Clock Divider, offset: 0x3C4 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN946/
DMCXN946_cm33_core0.h72266 __IO uint32_t PLLCLKDIV; /**< PLL Clock Divider, offset: 0x3C4 */ member
DMCXN946_cm33_core1.h72266 __IO uint32_t PLLCLKDIV; /**< PLL Clock Divider, offset: 0x3C4 */ member