Home
last modified time | relevance | path

Searched refs:NPX_NPXSR_V2_MASK (Results 1 – 11 of 11) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN236/
DMCXN236.h41451 #define NPX_NPXSR_V2_MASK (0x400U) macro
41457 … (((uint32_t)(((uint32_t)(x)) << NPX_NPXSR_V2_SHIFT)) & NPX_NPXSR_V2_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN235/
DMCXN235.h41421 #define NPX_NPXSR_V2_MASK (0x400U) macro
41427 … (((uint32_t)(((uint32_t)(x)) << NPX_NPXSR_V2_SHIFT)) & NPX_NPXSR_V2_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXW727C/
DMCXW727C_cm33_core1.h38050 #define NPX_NPXSR_V2_MASK (0x400U) macro
38056 … (((uint32_t)(((uint32_t)(x)) << NPX_NPXSR_V2_SHIFT)) & NPX_NPXSR_V2_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN546/
DMCXN546_cm33_core0.h52278 #define NPX_NPXSR_V2_MASK (0x400U) macro
52284 … (((uint32_t)(((uint32_t)(x)) << NPX_NPXSR_V2_SHIFT)) & NPX_NPXSR_V2_MASK)
DMCXN546_cm33_core1.h52278 #define NPX_NPXSR_V2_MASK (0x400U) macro
52284 … (((uint32_t)(((uint32_t)(x)) << NPX_NPXSR_V2_SHIFT)) & NPX_NPXSR_V2_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN547/
DMCXN547_cm33_core0.h52278 #define NPX_NPXSR_V2_MASK (0x400U) macro
52284 … (((uint32_t)(((uint32_t)(x)) << NPX_NPXSR_V2_SHIFT)) & NPX_NPXSR_V2_MASK)
DMCXN547_cm33_core1.h52278 #define NPX_NPXSR_V2_MASK (0x400U) macro
52284 … (((uint32_t)(((uint32_t)(x)) << NPX_NPXSR_V2_SHIFT)) & NPX_NPXSR_V2_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN947/
DMCXN947_cm33_core1.h52759 #define NPX_NPXSR_V2_MASK (0x400U) macro
52765 … (((uint32_t)(((uint32_t)(x)) << NPX_NPXSR_V2_SHIFT)) & NPX_NPXSR_V2_MASK)
DMCXN947_cm33_core0.h52759 #define NPX_NPXSR_V2_MASK (0x400U) macro
52765 … (((uint32_t)(((uint32_t)(x)) << NPX_NPXSR_V2_SHIFT)) & NPX_NPXSR_V2_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN946/
DMCXN946_cm33_core0.h52759 #define NPX_NPXSR_V2_MASK (0x400U) macro
52765 … (((uint32_t)(((uint32_t)(x)) << NPX_NPXSR_V2_SHIFT)) & NPX_NPXSR_V2_MASK)
DMCXN946_cm33_core1.h52759 #define NPX_NPXSR_V2_MASK (0x400U) macro
52765 … (((uint32_t)(((uint32_t)(x)) << NPX_NPXSR_V2_SHIFT)) & NPX_NPXSR_V2_MASK)