Home
last modified time | relevance | path

Searched refs:MIF_MLPL_HS (Results 1 – 18 of 18) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1182/
DMIMXRT1182.h79281 __IO uint32_t MIF_MLPL_HS; /**< MIF MLPL control of HS, offset: 0x20 */ member
79623 __IO uint32_t MIF_MLPL_HS; /**< MIF MLPL control of HS, offset: 0x20 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1181/
DMIMXRT1181.h75432 __IO uint32_t MIF_MLPL_HS; /**< MIF MLPL control of HS, offset: 0x20 */ member
75774 __IO uint32_t MIF_MLPL_HS; /**< MIF MLPL control of HS, offset: 0x20 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1187/
DMIMXRT1187_cm33.h79491 __IO uint32_t MIF_MLPL_HS; /**< MIF MLPL control of HS, offset: 0x20 */ member
79833 __IO uint32_t MIF_MLPL_HS; /**< MIF MLPL control of HS, offset: 0x20 */ member
DMIMXRT1187_cm7.h77330 __IO uint32_t MIF_MLPL_HS; /**< MIF MLPL control of HS, offset: 0x20 */ member
77605 __IO uint32_t MIF_MLPL_HS; /**< MIF MLPL control of HS, offset: 0x20 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1189/
DMIMXRT1189_cm7.h81159 __IO uint32_t MIF_MLPL_HS; /**< MIF MLPL control of HS, offset: 0x20 */ member
81434 __IO uint32_t MIF_MLPL_HS; /**< MIF MLPL control of HS, offset: 0x20 */ member
DMIMXRT1189_cm33.h83339 __IO uint32_t MIF_MLPL_HS; /**< MIF MLPL control of HS, offset: 0x20 */ member
83681 __IO uint32_t MIF_MLPL_HS; /**< MIF MLPL control of HS, offset: 0x20 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1165/
DMIMXRT1165_cm4.h60273 __IO uint32_t MIF_MLPL_HS; /**< MIF MLPL control of HS, offset: 0x40 */ member
DMIMXRT1165_cm7.h59371 __IO uint32_t MIF_MLPL_HS; /**< MIF MLPL control of HS, offset: 0x40 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1171/
DMIMXRT1171.h59895 __IO uint32_t MIF_MLPL_HS; /**< MIF MLPL control of HS, offset: 0x40 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1175/
DMIMXRT1175_cm4.h60797 __IO uint32_t MIF_MLPL_HS; /**< MIF MLPL control of HS, offset: 0x40 */ member
DMIMXRT1175_cm7.h59895 __IO uint32_t MIF_MLPL_HS; /**< MIF MLPL control of HS, offset: 0x40 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1173/
DMIMXRT1173_cm7.h63800 __IO uint32_t MIF_MLPL_HS; /**< MIF MLPL control of HS, offset: 0x40 */ member
DMIMXRT1173_cm4.h64702 __IO uint32_t MIF_MLPL_HS; /**< MIF MLPL control of HS, offset: 0x40 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1166/
DMIMXRT1166_cm7.h63279 __IO uint32_t MIF_MLPL_HS; /**< MIF MLPL control of HS, offset: 0x40 */ member
DMIMXRT1166_cm4.h64181 __IO uint32_t MIF_MLPL_HS; /**< MIF MLPL control of HS, offset: 0x40 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1172/
DMIMXRT1172.h63803 __IO uint32_t MIF_MLPL_HS; /**< MIF MLPL control of HS, offset: 0x40 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1176/
DMIMXRT1176_cm7.h74470 __IO uint32_t MIF_MLPL_HS; /**< MIF MLPL control of HS, offset: 0x40 */ member
DMIMXRT1176_cm4.h75372 __IO uint32_t MIF_MLPL_HS; /**< MIF MLPL control of HS, offset: 0x40 */ member