Home
last modified time | relevance | path

Searched refs:MECC1_BASE (Results 1 – 18 of 18) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1182/
DMIMXRT1182.h55780 #define MECC1_BASE (0x52920000u) macro
55784 #define MECC1 ((MECC_Type *)MECC1_BASE)
55796 #define MECC_BASE_ADDRS { 0u, MECC1_BASE, MECC2_BASE }
55805 #define MECC1_BASE (0x42920000u) macro
55807 #define MECC1 ((MECC_Type *)MECC1_BASE)
55813 #define MECC_BASE_ADDRS { 0u, MECC1_BASE, MECC2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1181/
DMIMXRT1181.h51931 #define MECC1_BASE (0x52920000u) macro
51935 #define MECC1 ((MECC_Type *)MECC1_BASE)
51947 #define MECC_BASE_ADDRS { 0u, MECC1_BASE, MECC2_BASE }
51956 #define MECC1_BASE (0x42920000u) macro
51958 #define MECC1 ((MECC_Type *)MECC1_BASE)
51964 #define MECC_BASE_ADDRS { 0u, MECC1_BASE, MECC2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1187/
DMIMXRT1187_cm33.h52202 #define MECC1_BASE (0x52920000u) macro
52206 #define MECC1 ((MECC_Type *)MECC1_BASE)
52218 #define MECC_BASE_ADDRS { 0u, MECC1_BASE, MECC2_BASE }
52227 #define MECC1_BASE (0x42920000u) macro
52229 #define MECC1 ((MECC_Type *)MECC1_BASE)
52235 #define MECC_BASE_ADDRS { 0u, MECC1_BASE, MECC2_BASE }
DMIMXRT1187_cm7.h50889 #define MECC1_BASE (0x42920000u) macro
50891 #define MECC1 ((MECC_Type *)MECC1_BASE)
50897 #define MECC_BASE_ADDRS { 0u, MECC1_BASE, MECC2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1189/
DMIMXRT1189_cm33.h56050 #define MECC1_BASE (0x52920000u) macro
56054 #define MECC1 ((MECC_Type *)MECC1_BASE)
56066 #define MECC_BASE_ADDRS { 0u, MECC1_BASE, MECC2_BASE }
56075 #define MECC1_BASE (0x42920000u) macro
56077 #define MECC1 ((MECC_Type *)MECC1_BASE)
56083 #define MECC_BASE_ADDRS { 0u, MECC1_BASE, MECC2_BASE }
DMIMXRT1189_cm7.h54718 #define MECC1_BASE (0x42920000u) macro
54720 #define MECC1 ((MECC_Type *)MECC1_BASE)
54726 #define MECC_BASE_ADDRS { 0u, MECC1_BASE, MECC2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1165/
DMIMXRT1165_cm4.h56835 #define MECC1_BASE (0x40014000u) macro
56837 #define MECC1 ((MECC_Type *)MECC1_BASE)
56843 #define MECC_BASE_ADDRS { 0u, MECC1_BASE, MECC2_BASE }
DMIMXRT1165_cm7.h56020 #define MECC1_BASE (0x40014000u) macro
56022 #define MECC1 ((MECC_Type *)MECC1_BASE)
56028 #define MECC_BASE_ADDRS { 0u, MECC1_BASE, MECC2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1171/
DMIMXRT1171.h56544 #define MECC1_BASE (0x40014000u) macro
56546 #define MECC1 ((MECC_Type *)MECC1_BASE)
56552 #define MECC_BASE_ADDRS { 0u, MECC1_BASE, MECC2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1175/
DMIMXRT1175_cm4.h57359 #define MECC1_BASE (0x40014000u) macro
57361 #define MECC1 ((MECC_Type *)MECC1_BASE)
57367 #define MECC_BASE_ADDRS { 0u, MECC1_BASE, MECC2_BASE }
DMIMXRT1175_cm7.h56544 #define MECC1_BASE (0x40014000u) macro
56546 #define MECC1 ((MECC_Type *)MECC1_BASE)
56552 #define MECC_BASE_ADDRS { 0u, MECC1_BASE, MECC2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1173/
DMIMXRT1173_cm7.h60449 #define MECC1_BASE (0x40014000u) macro
60451 #define MECC1 ((MECC_Type *)MECC1_BASE)
60457 #define MECC_BASE_ADDRS { 0u, MECC1_BASE, MECC2_BASE }
DMIMXRT1173_cm4.h61264 #define MECC1_BASE (0x40014000u) macro
61266 #define MECC1 ((MECC_Type *)MECC1_BASE)
61272 #define MECC_BASE_ADDRS { 0u, MECC1_BASE, MECC2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1166/
DMIMXRT1166_cm7.h59928 #define MECC1_BASE (0x40014000u) macro
59930 #define MECC1 ((MECC_Type *)MECC1_BASE)
59936 #define MECC_BASE_ADDRS { 0u, MECC1_BASE, MECC2_BASE }
DMIMXRT1166_cm4.h60743 #define MECC1_BASE (0x40014000u) macro
60745 #define MECC1 ((MECC_Type *)MECC1_BASE)
60751 #define MECC_BASE_ADDRS { 0u, MECC1_BASE, MECC2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1172/
DMIMXRT1172.h60452 #define MECC1_BASE (0x40014000u) macro
60454 #define MECC1 ((MECC_Type *)MECC1_BASE)
60460 #define MECC_BASE_ADDRS { 0u, MECC1_BASE, MECC2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1176/
DMIMXRT1176_cm7.h71119 #define MECC1_BASE (0x40014000u) macro
71121 #define MECC1 ((MECC_Type *)MECC1_BASE)
71127 #define MECC_BASE_ADDRS { 0u, MECC1_BASE, MECC2_BASE }
DMIMXRT1176_cm4.h71934 #define MECC1_BASE (0x40014000u) macro
71936 #define MECC1 ((MECC_Type *)MECC1_BASE)
71942 #define MECC_BASE_ADDRS { 0u, MECC1_BASE, MECC2_BASE }