Home
last modified time | relevance | path

Searched refs:LUTCR (Results 1 – 25 of 107) sorted by relevance

12345

/hal_nxp-latest/mcux/mcux-sdk/boards/evkmimxrt1180/jlinkscript/
Devkmimxrt1180_cm33.jlinkscript131 //FLEXSPI1->LUTCR = 0x02;
208 //FLEXSPI1->LUTCR = 0x01;
347 MEM_WriteU32(0x445E001C, 0x00000002); // LUTCR
369 MEM_WriteU32(0x445E001C, 0x00000001); // LUTCR
Devkmimxrt1180_cm7.jlinkscript131 //FLEXSPI1->LUTCR = 0x02;
208 //FLEXSPI1->LUTCR = 0x01;
347 MEM_WriteU32(0x445E001C, 0x00000002); // LUTCR
369 MEM_WriteU32(0x445E001C, 0x00000001); // LUTCR
/hal_nxp-latest/mcux/mcux-sdk/drivers/flexspi/
Dfsl_flexspi.c606 base->LUTCR = 0x02; in FLEXSPI_UpdateLUT()
618 base->LUTCR = 0x01; in FLEXSPI_UpdateLUT()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT685S/
DMIMXRT685S_dsp.h7141 __IO uint32_t LUTCR; /**< LUT Control Register, offset: 0x1C */ member
DMIMXRT685S_cm33.h13118 __IO uint32_t LUTCR; /**< LUT Control Register, offset: 0x1C */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1011/
DMIMXRT1011.h13404 __IO uint32_t LUTCR; /**< LUT Control Register, offset: 0x1C */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1015/
DMIMXRT1015.h15918 __IO uint32_t LUTCR; /**< LUT Control Register, offset: 0x1C */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT633S/
DMIMXRT633S.h13118 __IO uint32_t LUTCR; /**< LUT Control Register, offset: 0x1C */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/
DMIMXRT595S_dsp.h12987 __IO uint32_t LUTCR; /**< LUT Control Register, offset: 0x1C */ member
DMIMXRT595S_cm33.h19585 __IO uint32_t LUTCR; /**< LUT Control Register, offset: 0x1C */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1024/
DMIMXRT1024.h19237 __IO uint32_t LUTCR; /**< LUT Control Register, offset: 0x1C */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5536/
DLPC5536.h13440 __IO uint32_t LUTCR; /**< LUT Control, offset: 0x1C */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5534/
DLPC5534.h13440 __IO uint32_t LUTCR; /**< LUT Control, offset: 0x1C */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1021/
DMIMXRT1021.h19257 __IO uint32_t LUTCR; /**< LUT Control Register, offset: 0x1C */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1051/
DMIMXRT1051.h20214 __IO uint32_t LUTCR; /**< LUT Control Register, offset: 0x1C */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1041/
DMIMXRT1041.h21366 __IO uint32_t LUTCR; /**< LUT Control Register, offset: 0x1C */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1052/
DMIMXRT1052.h20999 __IO uint32_t LUTCR; /**< LUT Control Register, offset: 0x1C */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1042/
DMIMXRT1042.h21368 __IO uint32_t LUTCR; /**< LUT Control Register, offset: 0x1C */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT533S/
DMIMXRT533S.h19581 __IO uint32_t LUTCR; /**< LUT Control Register, offset: 0x1C */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1061/
DMIMXRT1061.h21743 __IO uint32_t LUTCR; /**< LUT Control Register, offset: 0x1C */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN5/
DMIMX8MN5_cm7.h26856 __IO uint32_t LUTCR; /**< LUT Control Register, offset: 0x1C */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN2/
DMIMX8MN2_cm7.h26854 __IO uint32_t LUTCR; /**< LUT Control Register, offset: 0x1C */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN4/
DMIMX8MN4_cm7.h26854 __IO uint32_t LUTCR; /**< LUT Control Register, offset: 0x1C */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN3/
DMIMX8MN3_cm7.h26856 __IO uint32_t LUTCR; /**< LUT Control Register, offset: 0x1C */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT555S/
DMIMXRT555S.h19584 __IO uint32_t LUTCR; /**< LUT Control Register, offset: 0x1C */ member

12345