/hal_nxp-latest/mcux/mcux-sdk/drivers/tsc/ |
D | fsl_tsc.h | 336 base->INT_SIG_EN |= mask; in TSC_EnableInterruptSignals() 349 base->INT_SIG_EN &= ~mask; in TSC_DisableInterruptSignals()
|
/hal_nxp-latest/mcux/mcux-sdk/drivers/flexram/ |
D | fsl_flexram.h | 341 base->INT_SIG_EN |= status; in FLEXRAM_EnableInterruptSignal() 352 base->INT_SIG_EN &= ~status; in FLEXRAM_DisableInterruptSignal()
|
D | fsl_flexram.c | 94 base->INT_SIG_EN = 0U; in FLEXRAM_Init()
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1051/ |
D | MIMXRT1051.h | 20052 __IO uint32_t INT_SIG_EN; /**< Interrupt Enable Register, offset: 0x18 */ member 39713 __IO uint32_t INT_SIG_EN; /**< Interrupt Signal Enable, offset: 0x50 */ member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1052/ |
D | MIMXRT1052.h | 20837 __IO uint32_t INT_SIG_EN; /**< Interrupt Enable Register, offset: 0x18 */ member 43979 __IO uint32_t INT_SIG_EN; /**< Interrupt Signal Enable, offset: 0x50 */ member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1061/ |
D | MIMXRT1061.h | 21516 __IO uint32_t INT_SIG_EN; /**< Interrupt Enable Register, offset: 0x18 */ member 42106 __IO uint32_t INT_SIG_EN; /**< Interrupt Signal Enable, offset: 0x50 */ member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1062/ |
D | MIMXRT1062.h | 22302 __IO uint32_t INT_SIG_EN; /**< Interrupt Enable Register, offset: 0x18 */ member 46300 __IO uint32_t INT_SIG_EN; /**< Interrupt Signal Enable, offset: 0x50 */ member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1064/ |
D | MIMXRT1064.h | 22375 __IO uint32_t INT_SIG_EN; /**< Interrupt Enable Register, offset: 0x18 */ member 46236 __IO uint32_t INT_SIG_EN; /**< Interrupt Signal Enable, offset: 0x50 */ member
|
/hal_nxp-latest/imx/devices/MCIMX7D/ |
D | MCIMX7D_M4.h | 335 __IO uint32_t INT_SIG_EN; /**< , offset: 0xC0 */ member 374 #define ADC_INT_SIG_EN_REG(base) ((base)->INT_SIG_EN)
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1015/ |
D | MIMXRT1015.h | 15691 __IO uint32_t INT_SIG_EN; /**< Interrupt Enable Register, offset: 0x18 */ member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1011/ |
D | MIMXRT1011.h | 13084 __IO uint32_t INT_SIG_EN; /**< Interrupt Enable Register, offset: 0x18 */ member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1021/ |
D | MIMXRT1021.h | 19030 __IO uint32_t INT_SIG_EN; /**< Interrupt Enable Register, offset: 0x18 */ member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1024/ |
D | MIMXRT1024.h | 19010 __IO uint32_t INT_SIG_EN; /**< Interrupt Enable Register, offset: 0x18 */ member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1041/ |
D | MIMXRT1041.h | 21139 __IO uint32_t INT_SIG_EN; /**< Interrupt Enable Register, offset: 0x18 */ member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1042/ |
D | MIMXRT1042.h | 21141 __IO uint32_t INT_SIG_EN; /**< Interrupt Enable Register, offset: 0x18 */ member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1182/ |
D | MIMXRT1182.h | 11380 __IO uint32_t INT_SIG_EN; /**< Interrupt Enable, offset: 0x28 */ member 81560 __IO uint32_t INT_SIG_EN; /**< Interrupt Enable, offset: 0x28 */ member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1181/ |
D | MIMXRT1181.h | 11380 __IO uint32_t INT_SIG_EN; /**< Interrupt Enable, offset: 0x28 */ member 77711 __IO uint32_t INT_SIG_EN; /**< Interrupt Enable, offset: 0x28 */ member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX9352/ |
D | MIMX9352_cm33.h | 6053 __IO uint32_t INT_SIG_EN; /**< Interrupt Enable Register, offset: 0x28 */ member 71482 __IO uint32_t INT_SIG_EN; /**< Interrupt Enable Register, offset: 0x28 */ member
|
D | MIMX9352_ca55.h | 8958 __IO uint32_t INT_SIG_EN; /**< Interrupt Enable Register, offset: 0x28 */ member 71466 __IO uint32_t INT_SIG_EN; /**< Interrupt Enable Register, offset: 0x28 */ member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1187/ |
D | MIMXRT1187_cm33.h | 11483 __IO uint32_t INT_SIG_EN; /**< Interrupt Enable, offset: 0x28 */ member 81770 __IO uint32_t INT_SIG_EN; /**< Interrupt Enable, offset: 0x28 */ member
|
D | MIMXRT1187_cm7.h | 11147 __IO uint32_t INT_SIG_EN; /**< Interrupt Enable, offset: 0x28 */ member 79380 __IO uint32_t INT_SIG_EN; /**< Interrupt Enable, offset: 0x28 */ member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1189/ |
D | MIMXRT1189_cm7.h | 11146 __IO uint32_t INT_SIG_EN; /**< Interrupt Enable, offset: 0x28 */ member 83209 __IO uint32_t INT_SIG_EN; /**< Interrupt Enable, offset: 0x28 */ member
|
D | MIMXRT1189_cm33.h | 11482 __IO uint32_t INT_SIG_EN; /**< Interrupt Enable, offset: 0x28 */ member 85618 __IO uint32_t INT_SIG_EN; /**< Interrupt Enable, offset: 0x28 */ member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1165/ |
D | MIMXRT1165_cm4.h | 35305 __IO uint32_t INT_SIG_EN; /**< Interrupt Enable Register, offset: 0x18 */ member
|
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1171/ |
D | MIMXRT1171.h | 35619 __IO uint32_t INT_SIG_EN; /**< Interrupt Enable Register, offset: 0x18 */ member
|