Searched refs:I3C01FCLKDIV_OFFSET (Results 1 – 6 of 6) sorted by relevance
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/drivers/ |
| D | fsl_clock.h | 613 #define I3C01FCLKDIV_OFFSET 0x810 macro
983 … kCLOCK_DivI3cClk = CLKCTL1_TUPLE_MUXA(I3C01FCLKDIV_OFFSET, 0), /*!< I3c Clk Divider. */
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT533S/drivers/ |
| D | fsl_clock.h | 613 #define I3C01FCLKDIV_OFFSET 0x810 macro
983 … kCLOCK_DivI3cClk = CLKCTL1_TUPLE_MUXA(I3C01FCLKDIV_OFFSET, 0), /*!< I3c Clk Divider. */
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT555S/drivers/ |
| D | fsl_clock.h | 613 #define I3C01FCLKDIV_OFFSET 0x810 macro
983 … kCLOCK_DivI3cClk = CLKCTL1_TUPLE_MUXA(I3C01FCLKDIV_OFFSET, 0), /*!< I3c Clk Divider. */
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/drivers/ |
| D | fsl_clock.h | 856 #define I3C01FCLKDIV_OFFSET 0xB10 macro
1709 …kCLOCK_DivI3c01Clk = CLKCTL0_TUPLE_MUXA(I3C01FCLKDIV_OFFSET, 0), /*!< I3C01 functional Clk …
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/drivers/ |
| D | fsl_clock.h | 856 #define I3C01FCLKDIV_OFFSET 0xB10 macro
1709 …kCLOCK_DivI3c01Clk = CLKCTL0_TUPLE_MUXA(I3C01FCLKDIV_OFFSET, 0), /*!< I3C01 functional Clk …
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/drivers/ |
| D | fsl_clock.h | 856 #define I3C01FCLKDIV_OFFSET 0xB10 macro
1709 …kCLOCK_DivI3c01Clk = CLKCTL0_TUPLE_MUXA(I3C01FCLKDIV_OFFSET, 0), /*!< I3C01 functional Clk …
|
