Home
last modified time | relevance | path

Searched refs:GPT1_BASE (Results 1 – 25 of 55) sorted by relevance

123

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1015/
DMIMXRT1015.h17810 #define GPT1_BASE (0x401EC000u) macro
17812 #define GPT1 ((GPT_Type *)GPT1_BASE)
17818 #define GPT_BASE_ADDRS { 0u, GPT1_BASE, GPT2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1011/
DMIMXRT1011.h15311 #define GPT1_BASE (0x401EC000u) macro
15313 #define GPT1 ((GPT_Type *)GPT1_BASE)
15319 #define GPT_BASE_ADDRS { 0u, GPT1_BASE, GPT2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1021/
DMIMXRT1021.h21149 #define GPT1_BASE (0x401EC000u) macro
21151 #define GPT1 ((GPT_Type *)GPT1_BASE)
21157 #define GPT_BASE_ADDRS { 0u, GPT1_BASE, GPT2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1024/
DMIMXRT1024.h21129 #define GPT1_BASE (0x401EC000u) macro
21131 #define GPT1 ((GPT_Type *)GPT1_BASE)
21137 #define GPT_BASE_ADDRS { 0u, GPT1_BASE, GPT2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1041/
DMIMXRT1041.h23355 #define GPT1_BASE (0x401EC000u) macro
23357 #define GPT1 ((GPT_Type *)GPT1_BASE)
23363 #define GPT_BASE_ADDRS { 0u, GPT1_BASE, GPT2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1051/
DMIMXRT1051.h22090 #define GPT1_BASE (0x401EC000u) macro
22092 #define GPT1 ((GPT_Type *)GPT1_BASE)
22098 #define GPT_BASE_ADDRS { 0u, GPT1_BASE, GPT2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1042/
DMIMXRT1042.h23357 #define GPT1_BASE (0x401EC000u) macro
23359 #define GPT1 ((GPT_Type *)GPT1_BASE)
23365 #define GPT_BASE_ADDRS { 0u, GPT1_BASE, GPT2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1052/
DMIMXRT1052.h22875 #define GPT1_BASE (0x401EC000u) macro
22877 #define GPT1 ((GPT_Type *)GPT1_BASE)
22883 #define GPT_BASE_ADDRS { 0u, GPT1_BASE, GPT2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1061/
DMIMXRT1061.h23736 #define GPT1_BASE (0x401EC000u) macro
23738 #define GPT1 ((GPT_Type *)GPT1_BASE)
23744 #define GPT_BASE_ADDRS { 0u, GPT1_BASE, GPT2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1182/
DMIMXRT1182.h44357 #define GPT1_BASE (0x546C0000u) macro
44361 #define GPT1 ((GPT_Type *)GPT1_BASE)
44373 #define GPT_BASE_ADDRS { 0u, GPT1_BASE, GPT2_BASE }
44382 #define GPT1_BASE (0x446C0000u) macro
44384 #define GPT1 ((GPT_Type *)GPT1_BASE)
44390 #define GPT_BASE_ADDRS { 0u, GPT1_BASE, GPT2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1181/
DMIMXRT1181.h40508 #define GPT1_BASE (0x546C0000u) macro
40512 #define GPT1 ((GPT_Type *)GPT1_BASE)
40524 #define GPT_BASE_ADDRS { 0u, GPT1_BASE, GPT2_BASE }
40533 #define GPT1_BASE (0x446C0000u) macro
40535 #define GPT1 ((GPT_Type *)GPT1_BASE)
40541 #define GPT_BASE_ADDRS { 0u, GPT1_BASE, GPT2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN1/
DMIMX8MN1_cm7.h33528 #define GPT1_BASE (0x302D0000u) macro
33530 #define GPT1 ((GPT_Type *)GPT1_BASE)
33552 #define GPT_BASE_ADDRS { 0u, GPT1_BASE, GPT2_BASE, GPT3_BASE, GPT4_BASE, …
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN2/
DMIMX8MN2_cm7.h33526 #define GPT1_BASE (0x302D0000u) macro
33528 #define GPT1 ((GPT_Type *)GPT1_BASE)
33550 #define GPT_BASE_ADDRS { 0u, GPT1_BASE, GPT2_BASE, GPT3_BASE, GPT4_BASE, …
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN6/
DMIMX8MN6_cm7.h33526 #define GPT1_BASE (0x302D0000u) macro
33528 #define GPT1 ((GPT_Type *)GPT1_BASE)
33550 #define GPT_BASE_ADDRS { 0u, GPT1_BASE, GPT2_BASE, GPT3_BASE, GPT4_BASE, …
DMIMX8MN6_ca53.h33554 #define GPT1_BASE (0x302D0000u) macro
33556 #define GPT1 ((GPT_Type *)GPT1_BASE)
33578 #define GPT_BASE_ADDRS { 0u, GPT1_BASE, GPT2_BASE, GPT3_BASE, GPT4_BASE, …
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1062/
DMIMXRT1062.h24522 #define GPT1_BASE (0x401EC000u) macro
24524 #define GPT1 ((GPT_Type *)GPT1_BASE)
24530 #define GPT_BASE_ADDRS { 0u, GPT1_BASE, GPT2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1064/
DMIMXRT1064.h24532 #define GPT1_BASE (0x401EC000u) macro
24534 #define GPT1 ((GPT_Type *)GPT1_BASE)
24540 #define GPT_BASE_ADDRS { 0u, GPT1_BASE, GPT2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN3/
DMIMX8MN3_cm7.h33528 #define GPT1_BASE (0x302D0000u) macro
33530 #define GPT1 ((GPT_Type *)GPT1_BASE)
33552 #define GPT_BASE_ADDRS { 0u, GPT1_BASE, GPT2_BASE, GPT3_BASE, GPT4_BASE, …
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN4/
DMIMX8MN4_cm7.h33526 #define GPT1_BASE (0x302D0000u) macro
33528 #define GPT1 ((GPT_Type *)GPT1_BASE)
33550 #define GPT_BASE_ADDRS { 0u, GPT1_BASE, GPT2_BASE, GPT3_BASE, GPT4_BASE, …
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MQ5/
DMIMX8MQ5_cm4.h31084 #define GPT1_BASE (0x302D0000u) macro
31086 #define GPT1 ((GPT_Type *)GPT1_BASE)
31108 #define GPT_BASE_ADDRS { 0u, GPT1_BASE, GPT2_BASE, GPT3_BASE, GPT4_BASE, …
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MN5/
DMIMX8MN5_cm7.h33528 #define GPT1_BASE (0x302D0000u) macro
33530 #define GPT1 ((GPT_Type *)GPT1_BASE)
33552 #define GPT_BASE_ADDRS { 0u, GPT1_BASE, GPT2_BASE, GPT3_BASE, GPT4_BASE, …
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1187/
DMIMXRT1187_cm33.h40647 #define GPT1_BASE (0x546C0000u) macro
40651 #define GPT1 ((GPT_Type *)GPT1_BASE)
40663 #define GPT_BASE_ADDRS { 0u, GPT1_BASE, GPT2_BASE }
40672 #define GPT1_BASE (0x446C0000u) macro
40674 #define GPT1 ((GPT_Type *)GPT1_BASE)
40680 #define GPT_BASE_ADDRS { 0u, GPT1_BASE, GPT2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1189/
DMIMXRT1189_cm33.h44495 #define GPT1_BASE (0x546C0000u) macro
44499 #define GPT1 ((GPT_Type *)GPT1_BASE)
44511 #define GPT_BASE_ADDRS { 0u, GPT1_BASE, GPT2_BASE }
44520 #define GPT1_BASE (0x446C0000u) macro
44522 #define GPT1 ((GPT_Type *)GPT1_BASE)
44528 #define GPT_BASE_ADDRS { 0u, GPT1_BASE, GPT2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MQ6/
DMIMX8MQ6_cm4.h31084 #define GPT1_BASE (0x302D0000u) macro
31086 #define GPT1 ((GPT_Type *)GPT1_BASE)
31108 #define GPT_BASE_ADDRS { 0u, GPT1_BASE, GPT2_BASE, GPT3_BASE, GPT4_BASE, …
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MQ7/
DMIMX8MQ7_cm4.h31084 #define GPT1_BASE (0x302D0000u) macro
31086 #define GPT1 ((GPT_Type *)GPT1_BASE)
31108 #define GPT_BASE_ADDRS { 0u, GPT1_BASE, GPT2_BASE, GPT3_BASE, GPT4_BASE, …

123