Home
last modified time | relevance | path

Searched refs:FSL_FEATURE_IRQSTEER_CHn_MASK_COUNT (Results 1 – 24 of 24) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/drivers/irqsteer/
Dfsl_irqsteer.c88 for (i = 0; i < (uint32_t)FSL_FEATURE_IRQSTEER_CHn_MASK_COUNT; i++) in IRQSTEER_Init()
155 if ((FSL_FEATURE_IRQSTEER_CHn_MASK_COUNT % 2U) == 0U) in IRQSTEER_GetMasterIrqCount()
177 uint32_t base = FSL_FEATURE_IRQSTEER_CHn_MASK_COUNT - 1 - intMasterIndex * 2; in IRQSTEER_GetRegIndex()
179 if (FSL_FEATURE_IRQSTEER_CHn_MASK_COUNT % 2) { in IRQSTEER_GetRegIndex()
197 …uint32_t regIndex = (uint32_t)FSL_FEATURE_IRQSTEER_CHn_MASK_COUNT - 1U - ((uint32_t)intMasterIndex… in IRQSTEER_GetMasterNextInterrupt()
Dfsl_irqsteer.h63 (((uint32_t)FSL_FEATURE_IRQSTEER_CHn_MASK_COUNT - 1U) - \
72 …((((uint32_t)FSL_FEATURE_IRQSTEER_CHn_MASK_COUNT - 1U - (regIndex)) * (IRQSTEER_INT_SRC_REG_WIDTH)…
/hal_nxp-latest/mcux/mcux-sdk/drivers/dpu_irqsteer/
Dfsl_dpu_irqsteer.h33 #define DPU_IRQSTEER_INT_SRC_REG_INDEX(irq) (FSL_FEATURE_IRQSTEER_CHn_MASK_COUNT - 1U - (((uint32_t…
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8ML8/
DMIMX8ML8_dsp_features.h475 #define FSL_FEATURE_IRQSTEER_CHn_MASK_COUNT (5) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QM6/
DMIMX8QM6_ca53_features.h280 #define FSL_FEATURE_IRQSTEER_CHn_MASK_COUNT (16) macro
DMIMX8QM6_dsp_features.h671 #define FSL_FEATURE_IRQSTEER_CHn_MASK_COUNT (16) macro
DMIMX8QM6_cm4_core1_features.h253 #define FSL_FEATURE_IRQSTEER_CHn_MASK_COUNT (16) macro
DMIMX8QM6_cm4_core0_features.h253 #define FSL_FEATURE_IRQSTEER_CHn_MASK_COUNT (16) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QX2/
DMIMX8QX2_cm4_features.h682 #define FSL_FEATURE_IRQSTEER_CHn_MASK_COUNT (16) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QX6/
DMIMX8QX6_dsp_features.h673 #define FSL_FEATURE_IRQSTEER_CHn_MASK_COUNT (16) macro
DMIMX8QX6_cm4_features.h705 #define FSL_FEATURE_IRQSTEER_CHn_MASK_COUNT (16) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QX1/
DMIMX8QX1_cm4_features.h682 #define FSL_FEATURE_IRQSTEER_CHn_MASK_COUNT (16) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8DX2/
DMIMX8DX2_cm4_features.h682 #define FSL_FEATURE_IRQSTEER_CHn_MASK_COUNT (16) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8DX1/
DMIMX8DX1_cm4_features.h682 #define FSL_FEATURE_IRQSTEER_CHn_MASK_COUNT (16) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QX5/
DMIMX8QX5_cm4_features.h705 #define FSL_FEATURE_IRQSTEER_CHn_MASK_COUNT (16) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8DX6/
DMIMX8DX6_cm4_features.h705 #define FSL_FEATURE_IRQSTEER_CHn_MASK_COUNT (16) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8DX4/
DMIMX8DX4_cm4_features.h705 #define FSL_FEATURE_IRQSTEER_CHn_MASK_COUNT (16) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8DX3/
DMIMX8DX3_cm4_features.h705 #define FSL_FEATURE_IRQSTEER_CHn_MASK_COUNT (16) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8DX5/
DMIMX8DX5_cm4_features.h705 #define FSL_FEATURE_IRQSTEER_CHn_MASK_COUNT (16) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8UX5/
DMIMX8UX5_cm4_features.h705 #define FSL_FEATURE_IRQSTEER_CHn_MASK_COUNT (16) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8UX6/
DMIMX8UX6_cm4_features.h705 #define FSL_FEATURE_IRQSTEER_CHn_MASK_COUNT (16) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QX3/
DMIMX8QX3_cm4_features.h705 #define FSL_FEATURE_IRQSTEER_CHn_MASK_COUNT (16) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QX4/
DMIMX8QX4_cm4_features.h705 #define FSL_FEATURE_IRQSTEER_CHn_MASK_COUNT (16) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX9596/
DMIMX9596_cm7_features.h454 #define FSL_FEATURE_IRQSTEER_CHn_MASK_COUNT (20) macro