Home
last modified time | relevance | path

Searched refs:FMUTEST_R_SMP_WHV0_SMPWHV0_MASK (Results 1 – 20 of 20) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA142/
DMCXA142.h8372 #define FMUTEST_R_SMP_WHV0_SMPWHV0_MASK (0xFFFFFFFFU) macro
8375 …(uint32_t)(((uint32_t)(x)) << FMUTEST_R_SMP_WHV0_SMPWHV0_SHIFT)) & FMUTEST_R_SMP_WHV0_SMPWHV0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA143/
DMCXA143.h8372 #define FMUTEST_R_SMP_WHV0_SMPWHV0_MASK (0xFFFFFFFFU) macro
8375 …(uint32_t)(((uint32_t)(x)) << FMUTEST_R_SMP_WHV0_SMPWHV0_SHIFT)) & FMUTEST_R_SMP_WHV0_SMPWHV0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA153/
DMCXA153.h8372 #define FMUTEST_R_SMP_WHV0_SMPWHV0_MASK (0xFFFFFFFFU) macro
8375 …(uint32_t)(((uint32_t)(x)) << FMUTEST_R_SMP_WHV0_SMPWHV0_SHIFT)) & FMUTEST_R_SMP_WHV0_SMPWHV0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA152/
DMCXA152.h8372 #define FMUTEST_R_SMP_WHV0_SMPWHV0_MASK (0xFFFFFFFFU) macro
8375 …(uint32_t)(((uint32_t)(x)) << FMUTEST_R_SMP_WHV0_SMPWHV0_SHIFT)) & FMUTEST_R_SMP_WHV0_SMPWHV0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA146/
DMCXA146.h11427 #define FMUTEST_R_SMP_WHV0_SMPWHV0_MASK (0xFFFFFFFFU) macro
11430 …(uint32_t)(((uint32_t)(x)) << FMUTEST_R_SMP_WHV0_SMPWHV0_SHIFT)) & FMUTEST_R_SMP_WHV0_SMPWHV0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA145/
DMCXA145.h11427 #define FMUTEST_R_SMP_WHV0_SMPWHV0_MASK (0xFFFFFFFFU) macro
11430 …(uint32_t)(((uint32_t)(x)) << FMUTEST_R_SMP_WHV0_SMPWHV0_SHIFT)) & FMUTEST_R_SMP_WHV0_SMPWHV0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA144/
DMCXA144.h11427 #define FMUTEST_R_SMP_WHV0_SMPWHV0_MASK (0xFFFFFFFFU) macro
11430 …(uint32_t)(((uint32_t)(x)) << FMUTEST_R_SMP_WHV0_SMPWHV0_SHIFT)) & FMUTEST_R_SMP_WHV0_SMPWHV0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA156/
DMCXA156.h11431 #define FMUTEST_R_SMP_WHV0_SMPWHV0_MASK (0xFFFFFFFFU) macro
11434 …(uint32_t)(((uint32_t)(x)) << FMUTEST_R_SMP_WHV0_SMPWHV0_SHIFT)) & FMUTEST_R_SMP_WHV0_SMPWHV0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA154/
DMCXA154.h11431 #define FMUTEST_R_SMP_WHV0_SMPWHV0_MASK (0xFFFFFFFFU) macro
11434 …(uint32_t)(((uint32_t)(x)) << FMUTEST_R_SMP_WHV0_SMPWHV0_SHIFT)) & FMUTEST_R_SMP_WHV0_SMPWHV0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA155/
DMCXA155.h11431 #define FMUTEST_R_SMP_WHV0_SMPWHV0_MASK (0xFFFFFFFFU) macro
11434 …(uint32_t)(((uint32_t)(x)) << FMUTEST_R_SMP_WHV0_SMPWHV0_SHIFT)) & FMUTEST_R_SMP_WHV0_SMPWHV0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN236/
DMCXN236.h18475 #define FMUTEST_R_SMP_WHV0_SMPWHV0_MASK (0xFFFFFFFFU) macro
18478 …(uint32_t)(((uint32_t)(x)) << FMUTEST_R_SMP_WHV0_SMPWHV0_SHIFT)) & FMUTEST_R_SMP_WHV0_SMPWHV0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN235/
DMCXN235.h18445 #define FMUTEST_R_SMP_WHV0_SMPWHV0_MASK (0xFFFFFFFFU) macro
18448 …(uint32_t)(((uint32_t)(x)) << FMUTEST_R_SMP_WHV0_SMPWHV0_SHIFT)) & FMUTEST_R_SMP_WHV0_SMPWHV0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN546/
DMCXN546_cm33_core0.h27183 #define FMUTEST_R_SMP_WHV0_SMPWHV0_MASK (0xFFFFFFFFU) macro
27186 …(uint32_t)(((uint32_t)(x)) << FMUTEST_R_SMP_WHV0_SMPWHV0_SHIFT)) & FMUTEST_R_SMP_WHV0_SMPWHV0_MASK)
DMCXN546_cm33_core1.h27183 #define FMUTEST_R_SMP_WHV0_SMPWHV0_MASK (0xFFFFFFFFU) macro
27186 …(uint32_t)(((uint32_t)(x)) << FMUTEST_R_SMP_WHV0_SMPWHV0_SHIFT)) & FMUTEST_R_SMP_WHV0_SMPWHV0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN547/
DMCXN547_cm33_core0.h27183 #define FMUTEST_R_SMP_WHV0_SMPWHV0_MASK (0xFFFFFFFFU) macro
27186 …(uint32_t)(((uint32_t)(x)) << FMUTEST_R_SMP_WHV0_SMPWHV0_SHIFT)) & FMUTEST_R_SMP_WHV0_SMPWHV0_MASK)
DMCXN547_cm33_core1.h27183 #define FMUTEST_R_SMP_WHV0_SMPWHV0_MASK (0xFFFFFFFFU) macro
27186 …(uint32_t)(((uint32_t)(x)) << FMUTEST_R_SMP_WHV0_SMPWHV0_SHIFT)) & FMUTEST_R_SMP_WHV0_SMPWHV0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN947/
DMCXN947_cm33_core1.h27229 #define FMUTEST_R_SMP_WHV0_SMPWHV0_MASK (0xFFFFFFFFU) macro
27232 …(uint32_t)(((uint32_t)(x)) << FMUTEST_R_SMP_WHV0_SMPWHV0_SHIFT)) & FMUTEST_R_SMP_WHV0_SMPWHV0_MASK)
DMCXN947_cm33_core0.h27229 #define FMUTEST_R_SMP_WHV0_SMPWHV0_MASK (0xFFFFFFFFU) macro
27232 …(uint32_t)(((uint32_t)(x)) << FMUTEST_R_SMP_WHV0_SMPWHV0_SHIFT)) & FMUTEST_R_SMP_WHV0_SMPWHV0_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN946/
DMCXN946_cm33_core0.h27229 #define FMUTEST_R_SMP_WHV0_SMPWHV0_MASK (0xFFFFFFFFU) macro
27232 …(uint32_t)(((uint32_t)(x)) << FMUTEST_R_SMP_WHV0_SMPWHV0_SHIFT)) & FMUTEST_R_SMP_WHV0_SMPWHV0_MASK)
DMCXN946_cm33_core1.h27229 #define FMUTEST_R_SMP_WHV0_SMPWHV0_MASK (0xFFFFFFFFU) macro
27232 …(uint32_t)(((uint32_t)(x)) << FMUTEST_R_SMP_WHV0_SMPWHV0_SHIFT)) & FMUTEST_R_SMP_WHV0_SMPWHV0_MASK)