Home
last modified time | relevance | path

Searched refs:FMUTEST_MM_ADDR_MM_ADDR_MASK (Results 1 – 20 of 20) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA142/
DMCXA142.h7172 #define FMUTEST_MM_ADDR_MM_ADDR_MASK (0xFFFFFFFFU) macro
7175 … (((uint32_t)(((uint32_t)(x)) << FMUTEST_MM_ADDR_MM_ADDR_SHIFT)) & FMUTEST_MM_ADDR_MM_ADDR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA143/
DMCXA143.h7172 #define FMUTEST_MM_ADDR_MM_ADDR_MASK (0xFFFFFFFFU) macro
7175 … (((uint32_t)(((uint32_t)(x)) << FMUTEST_MM_ADDR_MM_ADDR_SHIFT)) & FMUTEST_MM_ADDR_MM_ADDR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA153/
DMCXA153.h7172 #define FMUTEST_MM_ADDR_MM_ADDR_MASK (0xFFFFFFFFU) macro
7175 … (((uint32_t)(((uint32_t)(x)) << FMUTEST_MM_ADDR_MM_ADDR_SHIFT)) & FMUTEST_MM_ADDR_MM_ADDR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA152/
DMCXA152.h7172 #define FMUTEST_MM_ADDR_MM_ADDR_MASK (0xFFFFFFFFU) macro
7175 … (((uint32_t)(((uint32_t)(x)) << FMUTEST_MM_ADDR_MM_ADDR_SHIFT)) & FMUTEST_MM_ADDR_MM_ADDR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA146/
DMCXA146.h10227 #define FMUTEST_MM_ADDR_MM_ADDR_MASK (0xFFFFFFFFU) macro
10230 … (((uint32_t)(((uint32_t)(x)) << FMUTEST_MM_ADDR_MM_ADDR_SHIFT)) & FMUTEST_MM_ADDR_MM_ADDR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA145/
DMCXA145.h10227 #define FMUTEST_MM_ADDR_MM_ADDR_MASK (0xFFFFFFFFU) macro
10230 … (((uint32_t)(((uint32_t)(x)) << FMUTEST_MM_ADDR_MM_ADDR_SHIFT)) & FMUTEST_MM_ADDR_MM_ADDR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA144/
DMCXA144.h10227 #define FMUTEST_MM_ADDR_MM_ADDR_MASK (0xFFFFFFFFU) macro
10230 … (((uint32_t)(((uint32_t)(x)) << FMUTEST_MM_ADDR_MM_ADDR_SHIFT)) & FMUTEST_MM_ADDR_MM_ADDR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA156/
DMCXA156.h10231 #define FMUTEST_MM_ADDR_MM_ADDR_MASK (0xFFFFFFFFU) macro
10234 … (((uint32_t)(((uint32_t)(x)) << FMUTEST_MM_ADDR_MM_ADDR_SHIFT)) & FMUTEST_MM_ADDR_MM_ADDR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA154/
DMCXA154.h10231 #define FMUTEST_MM_ADDR_MM_ADDR_MASK (0xFFFFFFFFU) macro
10234 … (((uint32_t)(((uint32_t)(x)) << FMUTEST_MM_ADDR_MM_ADDR_SHIFT)) & FMUTEST_MM_ADDR_MM_ADDR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXA155/
DMCXA155.h10231 #define FMUTEST_MM_ADDR_MM_ADDR_MASK (0xFFFFFFFFU) macro
10234 … (((uint32_t)(((uint32_t)(x)) << FMUTEST_MM_ADDR_MM_ADDR_SHIFT)) & FMUTEST_MM_ADDR_MM_ADDR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN236/
DMCXN236.h17275 #define FMUTEST_MM_ADDR_MM_ADDR_MASK (0xFFFFFFFFU) macro
17278 … (((uint32_t)(((uint32_t)(x)) << FMUTEST_MM_ADDR_MM_ADDR_SHIFT)) & FMUTEST_MM_ADDR_MM_ADDR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN235/
DMCXN235.h17245 #define FMUTEST_MM_ADDR_MM_ADDR_MASK (0xFFFFFFFFU) macro
17248 … (((uint32_t)(((uint32_t)(x)) << FMUTEST_MM_ADDR_MM_ADDR_SHIFT)) & FMUTEST_MM_ADDR_MM_ADDR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN546/
DMCXN546_cm33_core0.h25983 #define FMUTEST_MM_ADDR_MM_ADDR_MASK (0xFFFFFFFFU) macro
25986 … (((uint32_t)(((uint32_t)(x)) << FMUTEST_MM_ADDR_MM_ADDR_SHIFT)) & FMUTEST_MM_ADDR_MM_ADDR_MASK)
DMCXN546_cm33_core1.h25983 #define FMUTEST_MM_ADDR_MM_ADDR_MASK (0xFFFFFFFFU) macro
25986 … (((uint32_t)(((uint32_t)(x)) << FMUTEST_MM_ADDR_MM_ADDR_SHIFT)) & FMUTEST_MM_ADDR_MM_ADDR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN547/
DMCXN547_cm33_core0.h25983 #define FMUTEST_MM_ADDR_MM_ADDR_MASK (0xFFFFFFFFU) macro
25986 … (((uint32_t)(((uint32_t)(x)) << FMUTEST_MM_ADDR_MM_ADDR_SHIFT)) & FMUTEST_MM_ADDR_MM_ADDR_MASK)
DMCXN547_cm33_core1.h25983 #define FMUTEST_MM_ADDR_MM_ADDR_MASK (0xFFFFFFFFU) macro
25986 … (((uint32_t)(((uint32_t)(x)) << FMUTEST_MM_ADDR_MM_ADDR_SHIFT)) & FMUTEST_MM_ADDR_MM_ADDR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN947/
DMCXN947_cm33_core1.h26029 #define FMUTEST_MM_ADDR_MM_ADDR_MASK (0xFFFFFFFFU) macro
26032 … (((uint32_t)(((uint32_t)(x)) << FMUTEST_MM_ADDR_MM_ADDR_SHIFT)) & FMUTEST_MM_ADDR_MM_ADDR_MASK)
DMCXN947_cm33_core0.h26029 #define FMUTEST_MM_ADDR_MM_ADDR_MASK (0xFFFFFFFFU) macro
26032 … (((uint32_t)(((uint32_t)(x)) << FMUTEST_MM_ADDR_MM_ADDR_SHIFT)) & FMUTEST_MM_ADDR_MM_ADDR_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN946/
DMCXN946_cm33_core0.h26029 #define FMUTEST_MM_ADDR_MM_ADDR_MASK (0xFFFFFFFFU) macro
26032 … (((uint32_t)(((uint32_t)(x)) << FMUTEST_MM_ADDR_MM_ADDR_SHIFT)) & FMUTEST_MM_ADDR_MM_ADDR_MASK)
DMCXN946_cm33_core1.h26029 #define FMUTEST_MM_ADDR_MM_ADDR_MASK (0xFFFFFFFFU) macro
26032 … (((uint32_t)(((uint32_t)(x)) << FMUTEST_MM_ADDR_MM_ADDR_SHIFT)) & FMUTEST_MM_ADDR_MM_ADDR_MASK)