| /hal_nxp-latest/mcux/mcux-sdk/drivers/wuu/ |
| D | fsl_wuu.c | 209 filterReg = base->FILT; in WUU_SetPinFilterConfig()
233 base->FILT = filterReg; in WUU_SetPinFilterConfig()
252 ret = ((base->FILT & WUU_FILT_FILTF1_MASK) != 0U); in WUU_GetPinFilterFlag()
255 ret = ((base->FILT & WUU_FILT_FILTF2_MASK) != 0U); in WUU_GetPinFilterFlag()
277 reg = base->FILT; in WUU_ClearPinFilterFlag()
283 base->FILT = reg; in WUU_ClearPinFilterFlag()
|
| /hal_nxp-latest/mcux/mcux-sdk/drivers/llwu/ |
| D | fsl_llwu.c | 286 filt = base->FILT; in LLWU_SetPinFilterMode()
297 base->FILT = filt; in LLWU_SetPinFilterMode()
349 return (0U != (base->FILT & (1UL << (filterIndex * 8U - 1U)))); in LLWU_GetPinFilterFlag()
399 reg = base->FILT; in LLWU_ClearPinFilterFlag()
407 base->FILT = reg; in LLWU_ClearPinFilterFlag()
|
| /hal_nxp-latest/s32/drivers/s32k3/Mcl/src/ |
| D | Lcu_Ip_Hw_Access.c | 362 uint32 Reg = PtBase->LC[LcId].FILT[HwOutput]; in HwAcc_Lcu_AsyncSetOutputFallFilter()
367 PtBase->LC[LcId].FILT[HwOutput] = Reg; in HwAcc_Lcu_AsyncSetOutputFallFilter()
377 uint32 Reg = PtBase->LC[LcId].FILT[HwOutput]; in HwAcc_Lcu_AsyncSetOutputRiseFilter()
382 PtBase->LC[LcId].FILT[HwOutput] = Reg; in HwAcc_Lcu_AsyncSetOutputRiseFilter()
|
| /hal_nxp-latest/mcux/mcux-sdk/drivers/qtmr_1/ |
| D | fsl_qtmr.c | 89 base->CHANNEL[channel].FILT &= (uint16_t)(~(TMR_FILT_FILT_CNT_MASK | TMR_FILT_FILT_PER_MASK)); in QTMR_Init()
91 base->CHANNEL[channel].FILT = in QTMR_Init()
|
| /hal_nxp-latest/mcux/mcux-sdk/drivers/eqdc/ |
| D | fsl_eqdc.c | 128 base->FILT = EQDC_FILT_PRSC(psConfig->prescaler) | /* Prescaler used by LASTEDGE and POSDPER. */ in EQDC_Init()
|
| /hal_nxp-latest/mcux/mcux-sdk/drivers/qtmr_2/ |
| D | fsl_qtmr.c | 86 …base->FILT = (TMR_FILT_FILT_CNT(config->faultFilterCount) | TMR_FILT_FILT_PER(config->faultFilterP… in QTMR_Init()
|
| /hal_nxp-latest/s32/drivers/s32ze/BaseNXP/header/ |
| D | S32Z2_LCU.h | 81 …__IO uint32_t FILT[LCU_LC_FILT_COUNT]; /**< LC 0 Output 0 Filter..LC 2 Output 3 Filter, … member
|
| /hal_nxp-latest/s32/drivers/s32k3/BaseNXP/header/ |
| D | S32K344_LCU.h | 81 …__IO uint32_t FILT[LCU_LC_FILT_COUNT]; /**< LC 0 Output 0 Filter..LC 2 Output 3 Filter, … member
|
| /hal_nxp-latest/mcux/mcux-sdk/drivers/qdc/ |
| D | fsl_qdc.c | 142 …base->FILT = QDC_FILT_FILT_CNT(config->filterCount) | QDC_FILT_FILT_PER(config->filterSamplePeriod) in QDC_Init()
|
| /hal_nxp-latest/mcux/mcux-sdk/drivers/enc/ |
| D | fsl_enc.c | 143 …base->FILT = ENC_FILT_FILT_CNT(config->filterCount) | ENC_FILT_FILT_PER(config->filterSamplePeriod) in ENC_Init()
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKM14ZA5/ |
| D | MKM14ZA5.h | 11703 …__IO uint16_t FILT; /**< Timer Channel Input Filter Register, offset:… member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXA142/ |
| D | MCXA142.h | 4853 __IO uint16_t FILT; /**< Input Filter Register, offset: 0x4 */ member
30064 __IO uint32_t FILT; /**< Pin Filter, offset: 0x30 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXA143/ |
| D | MCXA143.h | 4853 __IO uint16_t FILT; /**< Input Filter Register, offset: 0x4 */ member
30064 __IO uint32_t FILT; /**< Pin Filter, offset: 0x30 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXA153/ |
| D | MCXA153.h | 4853 __IO uint16_t FILT; /**< Input Filter Register, offset: 0x4 */ member
30064 __IO uint32_t FILT; /**< Pin Filter, offset: 0x30 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXA152/ |
| D | MCXA152.h | 4853 __IO uint16_t FILT; /**< Input Filter Register, offset: 0x4 */ member
30064 __IO uint32_t FILT; /**< Pin Filter, offset: 0x30 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXA146/ |
| D | MCXA146.h | 7064 __IO uint16_t FILT; /**< Input Filter Register, offset: 0x4 */ member
36357 __IO uint32_t FILT; /**< Pin Filter, offset: 0x30 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXA145/ |
| D | MCXA145.h | 7064 __IO uint16_t FILT; /**< Input Filter Register, offset: 0x4 */ member
36357 __IO uint32_t FILT; /**< Pin Filter, offset: 0x30 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXA144/ |
| D | MCXA144.h | 7064 __IO uint16_t FILT; /**< Input Filter Register, offset: 0x4 */ member
36357 __IO uint32_t FILT; /**< Pin Filter, offset: 0x30 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXA156/ |
| D | MCXA156.h | 7064 __IO uint16_t FILT; /**< Input Filter Register, offset: 0x4 */ member
36979 __IO uint32_t FILT; /**< Pin Filter, offset: 0x30 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXA154/ |
| D | MCXA154.h | 7064 __IO uint16_t FILT; /**< Input Filter Register, offset: 0x4 */ member
36979 __IO uint32_t FILT; /**< Pin Filter, offset: 0x30 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MCXA155/ |
| D | MCXA155.h | 7064 __IO uint16_t FILT; /**< Input Filter Register, offset: 0x4 */ member
36979 __IO uint32_t FILT; /**< Pin Filter, offset: 0x30 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKM33ZA5/ |
| D | MKM33ZA5.h | 16408 …__IO uint16_t FILT; /**< Timer Channel Input Filter Register, offset:… member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/K32L2A41A/ |
| D | K32L2A41A.h | 6611 __IO uint32_t FILT; /**< LLWU Pin Filter register, offset: 0x30 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/K32L2A31A/ |
| D | K32L2A31A.h | 6611 __IO uint32_t FILT; /**< LLWU Pin Filter register, offset: 0x30 */ member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MKM34ZA5/ |
| D | MKM34ZA5.h | 16404 …__IO uint16_t FILT; /**< Timer Channel Input Filter Register, offset:… member
|
