Home
last modified time | relevance | path

Searched refs:EMVSIM_INT_MASK_RFO_IM_MASK (Results 1 – 25 of 30) sorted by relevance

12

/hal_nxp-latest/mcux/mcux-sdk/devices/K32L2A41A/
DK32L2A41A.h4475 #define EMVSIM_INT_MASK_RFO_IM_MASK (0x4U) macro
4481 … (((uint32_t)(((uint32_t)(x)) << EMVSIM_INT_MASK_RFO_IM_SHIFT)) & EMVSIM_INT_MASK_RFO_IM_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/K32L2A31A/
DK32L2A31A.h4475 #define EMVSIM_INT_MASK_RFO_IM_MASK (0x4U) macro
4481 … (((uint32_t)(((uint32_t)(x)) << EMVSIM_INT_MASK_RFO_IM_SHIFT)) & EMVSIM_INT_MASK_RFO_IM_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/K32L3A60/
DK32L3A60_cm4.h5579 #define EMVSIM_INT_MASK_RFO_IM_MASK (0x4U) macro
5585 … (((uint32_t)(((uint32_t)(x)) << EMVSIM_INT_MASK_RFO_IM_SHIFT)) & EMVSIM_INT_MASK_RFO_IM_MASK)
DK32L3A60_cm0plus.h4632 #define EMVSIM_INT_MASK_RFO_IM_MASK (0x4U) macro
4638 … (((uint32_t)(((uint32_t)(x)) << EMVSIM_INT_MASK_RFO_IM_SHIFT)) & EMVSIM_INT_MASK_RFO_IM_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MK80F25615/
DMK80F25615.h9005 #define EMVSIM_INT_MASK_RFO_IM_MASK (0x4U) macro
9011 … (((uint32_t)(((uint32_t)(x)) << EMVSIM_INT_MASK_RFO_IM_SHIFT)) & EMVSIM_INT_MASK_RFO_IM_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MK82F25615/
DMK82F25615.h8999 #define EMVSIM_INT_MASK_RFO_IM_MASK (0x4U) macro
9005 … (((uint32_t)(((uint32_t)(x)) << EMVSIM_INT_MASK_RFO_IM_SHIFT)) & EMVSIM_INT_MASK_RFO_IM_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN546/
DMCXN546_cm33_core0.h16095 #define EMVSIM_INT_MASK_RFO_IM_MASK (0x4U) macro
16101 … (((uint32_t)(((uint32_t)(x)) << EMVSIM_INT_MASK_RFO_IM_SHIFT)) & EMVSIM_INT_MASK_RFO_IM_MASK)
DMCXN546_cm33_core1.h16095 #define EMVSIM_INT_MASK_RFO_IM_MASK (0x4U) macro
16101 … (((uint32_t)(((uint32_t)(x)) << EMVSIM_INT_MASK_RFO_IM_SHIFT)) & EMVSIM_INT_MASK_RFO_IM_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN547/
DMCXN547_cm33_core0.h16095 #define EMVSIM_INT_MASK_RFO_IM_MASK (0x4U) macro
16101 … (((uint32_t)(((uint32_t)(x)) << EMVSIM_INT_MASK_RFO_IM_SHIFT)) & EMVSIM_INT_MASK_RFO_IM_MASK)
DMCXN547_cm33_core1.h16095 #define EMVSIM_INT_MASK_RFO_IM_MASK (0x4U) macro
16101 … (((uint32_t)(((uint32_t)(x)) << EMVSIM_INT_MASK_RFO_IM_SHIFT)) & EMVSIM_INT_MASK_RFO_IM_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1175/
DMIMXRT1175_cm4.h31296 #define EMVSIM_INT_MASK_RFO_IM_MASK (0x4U) macro
31302 … (((uint32_t)(((uint32_t)(x)) << EMVSIM_INT_MASK_RFO_IM_SHIFT)) & EMVSIM_INT_MASK_RFO_IM_MASK)
DMIMXRT1175_cm7.h31298 #define EMVSIM_INT_MASK_RFO_IM_MASK (0x4U) macro
31304 … (((uint32_t)(((uint32_t)(x)) << EMVSIM_INT_MASK_RFO_IM_SHIFT)) & EMVSIM_INT_MASK_RFO_IM_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1165/
DMIMXRT1165_cm7.h30986 #define EMVSIM_INT_MASK_RFO_IM_MASK (0x4U) macro
30992 … (((uint32_t)(((uint32_t)(x)) << EMVSIM_INT_MASK_RFO_IM_SHIFT)) & EMVSIM_INT_MASK_RFO_IM_MASK)
DMIMXRT1165_cm4.h30984 #define EMVSIM_INT_MASK_RFO_IM_MASK (0x4U) macro
30990 … (((uint32_t)(((uint32_t)(x)) << EMVSIM_INT_MASK_RFO_IM_SHIFT)) & EMVSIM_INT_MASK_RFO_IM_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1171/
DMIMXRT1171.h31298 #define EMVSIM_INT_MASK_RFO_IM_MASK (0x4U) macro
31304 … (((uint32_t)(((uint32_t)(x)) << EMVSIM_INT_MASK_RFO_IM_SHIFT)) & EMVSIM_INT_MASK_RFO_IM_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN947/
DMCXN947_cm33_core1.h16141 #define EMVSIM_INT_MASK_RFO_IM_MASK (0x4U) macro
16147 … (((uint32_t)(((uint32_t)(x)) << EMVSIM_INT_MASK_RFO_IM_SHIFT)) & EMVSIM_INT_MASK_RFO_IM_MASK)
DMCXN947_cm33_core0.h16141 #define EMVSIM_INT_MASK_RFO_IM_MASK (0x4U) macro
16147 … (((uint32_t)(((uint32_t)(x)) << EMVSIM_INT_MASK_RFO_IM_SHIFT)) & EMVSIM_INT_MASK_RFO_IM_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN946/
DMCXN946_cm33_core0.h16141 #define EMVSIM_INT_MASK_RFO_IM_MASK (0x4U) macro
16147 … (((uint32_t)(((uint32_t)(x)) << EMVSIM_INT_MASK_RFO_IM_SHIFT)) & EMVSIM_INT_MASK_RFO_IM_MASK)
DMCXN946_cm33_core1.h16141 #define EMVSIM_INT_MASK_RFO_IM_MASK (0x4U) macro
16147 … (((uint32_t)(((uint32_t)(x)) << EMVSIM_INT_MASK_RFO_IM_SHIFT)) & EMVSIM_INT_MASK_RFO_IM_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QM6/
DMIMX8QM6_ca53.h23206 #define EMVSIM_INT_MASK_RFO_IM_MASK (0x4U) macro
23212 … (((uint32_t)(((uint32_t)(x)) << EMVSIM_INT_MASK_RFO_IM_SHIFT)) & EMVSIM_INT_MASK_RFO_IM_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1166/
DMIMXRT1166_cm4.h32989 #define EMVSIM_INT_MASK_RFO_IM_MASK (0x4U) macro
32995 … (((uint32_t)(((uint32_t)(x)) << EMVSIM_INT_MASK_RFO_IM_SHIFT)) & EMVSIM_INT_MASK_RFO_IM_MASK)
DMIMXRT1166_cm7.h32991 #define EMVSIM_INT_MASK_RFO_IM_MASK (0x4U) macro
32997 … (((uint32_t)(((uint32_t)(x)) << EMVSIM_INT_MASK_RFO_IM_SHIFT)) & EMVSIM_INT_MASK_RFO_IM_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1173/
DMIMXRT1173_cm4.h33298 #define EMVSIM_INT_MASK_RFO_IM_MASK (0x4U) macro
33304 … (((uint32_t)(((uint32_t)(x)) << EMVSIM_INT_MASK_RFO_IM_SHIFT)) & EMVSIM_INT_MASK_RFO_IM_MASK)
DMIMXRT1173_cm7.h33300 #define EMVSIM_INT_MASK_RFO_IM_MASK (0x4U) macro
33306 … (((uint32_t)(((uint32_t)(x)) << EMVSIM_INT_MASK_RFO_IM_SHIFT)) & EMVSIM_INT_MASK_RFO_IM_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1172/
DMIMXRT1172.h33303 #define EMVSIM_INT_MASK_RFO_IM_MASK (0x4U) macro
33309 … (((uint32_t)(((uint32_t)(x)) << EMVSIM_INT_MASK_RFO_IM_SHIFT)) & EMVSIM_INT_MASK_RFO_IM_MASK)

12