Home
last modified time | relevance | path

Searched refs:CTIMER4_CAPTURE2_PIO1_0 (Results 1 – 17 of 17) sorted by relevance

/hal_nxp-latest/dts/nxp/lpc/
DLPC55S06JHI48-pinctrl.h1482 #define CTIMER4_CAPTURE2_PIO1_0 IOCON_MUX(32, IOCON_TYPE_A, 3) /* PIO1_0 */ macro
DLPC55S16JBD64-pinctrl.h2011 #define CTIMER4_CAPTURE2_PIO1_0 IOCON_MUX(32, IOCON_TYPE_A, 3) /* PIO1_0 */ macro
DLPC55S28JBD64-pinctrl.h2027 #define CTIMER4_CAPTURE2_PIO1_0 IOCON_MUX(32, IOCON_TYPE_A, 3) /* PIO1_0 */ macro
DLPC55S69JBD64-pinctrl.h2027 #define CTIMER4_CAPTURE2_PIO1_0 IOCON_MUX(32, IOCON_TYPE_A, 3) /* PIO1_0 */ macro
DLPC55S06JBD64-pinctrl.h1953 #define CTIMER4_CAPTURE2_PIO1_0 IOCON_MUX(32, IOCON_TYPE_A, 3) /* PIO1_0 */ macro
DLPC55S16JBD100-pinctrl.h2011 #define CTIMER4_CAPTURE2_PIO1_0 IOCON_MUX(32, IOCON_TYPE_A, 3) /* PIO1_0 */ macro
DLPC55S28JBD100-pinctrl.h2027 #define CTIMER4_CAPTURE2_PIO1_0 IOCON_MUX(32, IOCON_TYPE_A, 3) /* PIO1_0 */ macro
DLPC55S28JEV98-pinctrl.h2027 #define CTIMER4_CAPTURE2_PIO1_0 IOCON_MUX(32, IOCON_TYPE_A, 3) /* PIO1_0 */ macro
DLPC55S36JHI48-pinctrl.h3204 #define CTIMER4_CAPTURE2_PIO1_0 IOCON_MUX(32, IOCON_TYPE_D, 3) /* PIO1_0 */ macro
DLPC55S69JEV98-pinctrl.h2027 #define CTIMER4_CAPTURE2_PIO1_0 IOCON_MUX(32, IOCON_TYPE_A, 3) /* PIO1_0 */ macro
DLPC55S69JBD100-pinctrl.h2027 #define CTIMER4_CAPTURE2_PIO1_0 IOCON_MUX(32, IOCON_TYPE_A, 3) /* PIO1_0 */ macro
DLPC55S16JEV98-pinctrl.h2011 #define CTIMER4_CAPTURE2_PIO1_0 IOCON_MUX(32, IOCON_TYPE_A, 3) /* PIO1_0 */ macro
DLPC55S36JBD100-pinctrl.h3874 #define CTIMER4_CAPTURE2_PIO1_0 IOCON_MUX(32, IOCON_TYPE_D, 3) /* PIO1_0 */ macro
/hal_nxp-latest/dts/nxp/nxp_imx/rt/
DMIMXRT595SFAWC-pinctrl.h2968 #define CTIMER4_CAPTURE2_PIO1_0 IOPCTL_MUX(32, 4) /* PIO1_0 */ macro
DMIMXRT685SFVKB-pinctrl.h2897 #define CTIMER4_CAPTURE2_PIO1_0 IOPCTL_MUX(32, 4) /* PIO1_0 */ macro
DMIMXRT595SFFOC-pinctrl.h2970 #define CTIMER4_CAPTURE2_PIO1_0 IOPCTL_MUX(32, 4) /* PIO1_0 */ macro
DMIMXRT685SFFOB-pinctrl.h2897 #define CTIMER4_CAPTURE2_PIO1_0 IOPCTL_MUX(32, 4) /* PIO1_0 */ macro