Home
last modified time | relevance | path

Searched refs:CNTL (Results 1 – 21 of 21) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/drivers/pwt/
Dfsl_pwt.h248 return ((uint16_t)(((uint16_t)base->CNTH << 8))) | base->CNTL; in PWT_GetCurrentTimerCount()
/hal_nxp-latest/mcux/mcux-sdk/drivers/wdog8/
Dfsl_wdog8.h355 return ((uint16_t)(base->CNT8B.CNTH) << 8U) + (uint16_t)(base->CNT8B.CNTL); in WDOG8_GetCounterValue()
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE04Z4/
DMKE04Z4.h5827 …__IO uint8_t CNTL; /**< Watchdog Counter Register: Low, offset: 0x3 … member
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE02Z4/
DMKE02Z4.h6065 …__IO uint8_t CNTL; /**< Watchdog Counter Register: Low, offset: 0x3 … member
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE04Z1284/
DMKE04Z1284.h6580 …__IO uint8_t CNTL; /**< Watchdog Counter Register: Low, offset: 0x3 … member
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE06Z4/
DMKE06Z4.h7368 …__IO uint8_t CNTL; /**< Watchdog Counter Register: Low, offset: 0x3 … member
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE14Z4/
DMKE14Z4.h8462 …__I uint8_t CNTL; /**< Pulse Width Timer Counter Register: Low, off… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE15Z4/
DMKE15Z4.h8464 …__I uint8_t CNTL; /**< Pulse Width Timer Counter Register: Low, off… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE16Z4/
DMKE16Z4.h9301 …__I uint8_t CNTL; /**< Pulse Width Timer Counter Register: Low, off… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE12Z7/
DMKE12Z7.h11366 …__I uint8_t CNTL; /**< Pulse Width Timer Counter Register: Low, off… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE12Z9/
DMKE12Z9.h11161 …__I uint8_t CNTL; /**< Pulse Width Timer Counter Register: Low, off… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE17Z7/
DMKE17Z7.h11372 …__I uint8_t CNTL; /**< Pulse Width Timer Counter Register: Low, off… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE13Z7/
DMKE13Z7.h11369 …__I uint8_t CNTL; /**< Pulse Width Timer Counter Register: Low, off… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE14Z7/
DMKE14Z7.h11161 …__I uint8_t CNTL; /**< Pulse Width Timer Counter Register: Low, off… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE17Z9/
DMKE17Z9.h11165 …__I uint8_t CNTL; /**< Pulse Width Timer Counter Register: Low, off… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE15Z7/
DMKE15Z7.h11164 …__I uint8_t CNTL; /**< Pulse Width Timer Counter Register: Low, off… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE13Z9/
DMKE13Z9.h11163 …__I uint8_t CNTL; /**< Pulse Width Timer Counter Register: Low, off… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE14F16/
DMKE14F16.h14129 …__I uint8_t CNTL; /**< Pulse Width Timer Counter Register: Low, off… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE18F16/
DMKE18F16.h15135 …__I uint8_t CNTL; /**< Pulse Width Timer Counter Register: Low, off… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE16F16/
DMKE16F16.h15129 …__I uint8_t CNTL; /**< Pulse Width Timer Counter Register: Low, off… member
/hal_nxp-latest/imx/devices/MCIMX7D/
DMCIMX7D_M4.h17254 __IO uint32_t CNTL; /**< SIM Control Register, offset: 0x18 */ member
17296 #define SIM_CNTL_REG(base) ((base)->CNTL)