Home
last modified time | relevance | path

Searched refs:CMC_SRAMDIS_DIS31_MASK (Results 1 – 10 of 10) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN236/
DMCXN236.h9648 #define CMC_SRAMDIS_DIS31_MASK (0x80000000U) macro
9654 … (((uint32_t)(((uint32_t)(x)) << CMC_SRAMDIS_DIS31_SHIFT)) & CMC_SRAMDIS_DIS31_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN235/
DMCXN235.h9618 #define CMC_SRAMDIS_DIS31_MASK (0x80000000U) macro
9624 … (((uint32_t)(((uint32_t)(x)) << CMC_SRAMDIS_DIS31_SHIFT)) & CMC_SRAMDIS_DIS31_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN546/
DMCXN546_cm33_core0.h11932 #define CMC_SRAMDIS_DIS31_MASK (0x80000000U) macro
11938 … (((uint32_t)(((uint32_t)(x)) << CMC_SRAMDIS_DIS31_SHIFT)) & CMC_SRAMDIS_DIS31_MASK)
DMCXN546_cm33_core1.h11932 #define CMC_SRAMDIS_DIS31_MASK (0x80000000U) macro
11938 … (((uint32_t)(((uint32_t)(x)) << CMC_SRAMDIS_DIS31_SHIFT)) & CMC_SRAMDIS_DIS31_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN547/
DMCXN547_cm33_core0.h11932 #define CMC_SRAMDIS_DIS31_MASK (0x80000000U) macro
11938 … (((uint32_t)(((uint32_t)(x)) << CMC_SRAMDIS_DIS31_SHIFT)) & CMC_SRAMDIS_DIS31_MASK)
DMCXN547_cm33_core1.h11932 #define CMC_SRAMDIS_DIS31_MASK (0x80000000U) macro
11938 … (((uint32_t)(((uint32_t)(x)) << CMC_SRAMDIS_DIS31_SHIFT)) & CMC_SRAMDIS_DIS31_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN947/
DMCXN947_cm33_core1.h11978 #define CMC_SRAMDIS_DIS31_MASK (0x80000000U) macro
11984 … (((uint32_t)(((uint32_t)(x)) << CMC_SRAMDIS_DIS31_SHIFT)) & CMC_SRAMDIS_DIS31_MASK)
DMCXN947_cm33_core0.h11978 #define CMC_SRAMDIS_DIS31_MASK (0x80000000U) macro
11984 … (((uint32_t)(((uint32_t)(x)) << CMC_SRAMDIS_DIS31_SHIFT)) & CMC_SRAMDIS_DIS31_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN946/
DMCXN946_cm33_core0.h11978 #define CMC_SRAMDIS_DIS31_MASK (0x80000000U) macro
11984 … (((uint32_t)(((uint32_t)(x)) << CMC_SRAMDIS_DIS31_SHIFT)) & CMC_SRAMDIS_DIS31_MASK)
DMCXN946_cm33_core1.h11978 #define CMC_SRAMDIS_DIS31_MASK (0x80000000U) macro
11984 … (((uint32_t)(((uint32_t)(x)) << CMC_SRAMDIS_DIS31_SHIFT)) & CMC_SRAMDIS_DIS31_MASK)