Home
last modified time | relevance | path

Searched refs:C (Results 1 – 25 of 1235) sorted by relevance

12345678910>>...50

/hal_nxp-latest/s32/drivers/s32k3/Mcl/src/
DEmios_Mcl_Ip_Irq.c549 … if ( 0U != ((Emios_Ip_paxBase[0]->CH.UC[0].C) & ((uint32)(eMIOS_C_DMA_MASK | eMIOS_C_FEN_MASK))) ) in ISR()
580 … if ( 0U != ((Emios_Ip_paxBase[0]->CH.UC[1].C) & ((uint32)(eMIOS_C_DMA_MASK | eMIOS_C_FEN_MASK))) ) in ISR()
611 … if ( 0U != ((Emios_Ip_paxBase[0]->CH.UC[2].C) & ((uint32)(eMIOS_C_DMA_MASK | eMIOS_C_FEN_MASK))) ) in ISR()
642 … if ( 0U != ((Emios_Ip_paxBase[0]->CH.UC[3].C) & ((uint32)(eMIOS_C_DMA_MASK | eMIOS_C_FEN_MASK))) ) in ISR()
702 … if ( 0U != ((Emios_Ip_paxBase[0]->CH.UC[4].C) & ((uint32)(eMIOS_C_DMA_MASK | eMIOS_C_FEN_MASK))) ) in ISR()
733 … if ( 0U != ((Emios_Ip_paxBase[0]->CH.UC[5].C) & ((uint32)(eMIOS_C_DMA_MASK | eMIOS_C_FEN_MASK))) ) in ISR()
764 … if ( 0U != ((Emios_Ip_paxBase[0]->CH.UC[6].C) & ((uint32)(eMIOS_C_DMA_MASK | eMIOS_C_FEN_MASK))) ) in ISR()
795 … if ( 0U != ((Emios_Ip_paxBase[0]->CH.UC[7].C) & ((uint32)(eMIOS_C_DMA_MASK | eMIOS_C_FEN_MASK))) ) in ISR()
855 … if ( 0U != ((Emios_Ip_paxBase[0]->CH.UC[8].C) & ((uint32)(eMIOS_C_DMA_MASK | eMIOS_C_FEN_MASK))) ) in ISR()
886 … if ( 0U != ((Emios_Ip_paxBase[0]->CH.UC[9].C) & ((uint32)(eMIOS_C_DMA_MASK | eMIOS_C_FEN_MASK))) ) in ISR()
[all …]
DEmios_Mcl_Ip.c194 … Base->CH.UC[(*ConfigPtr->masterBusConfig)[CurrentChannel].hwChannel].C |= eMIOS_C_FREN_MASK; in Emios_Mcl_Ip_Init()
227 …Base->CH.UC[(*ConfigPtr->masterBusConfig)[CurrentChannel].hwChannel].C |= eMIOS_C_MODE((*ConfigPtr… in Emios_Mcl_Ip_Init()
229 … Base->CH.UC[(*ConfigPtr->masterBusConfig)[CurrentChannel].hwChannel].C |= eMIOS_C_UCPREN(1U); in Emios_Mcl_Ip_Init()
342 Emios_Ip_paxBase[Instance]->CH.UC[CurrentChannel].C = 0U; in Emios_Mcl_Ip_Deinit()
/hal_nxp-latest/s32/drivers/s32k3/Pwm/include/
DEmios_Pwm_Ip_HwAccess.h283 …Base->CH.UC[Channel].C = (Base->CH.UC[Channel].C & ~(eMIOS_C_FREN_MASK)) | eMIOS_C_FREN(ValueConve… in Emios_Pwm_Ip_SetFreezeEnable()
297 …Base->CH.UC[Channel].C = (Base->CH.UC[Channel].C & ~(eMIOS_C_ODIS_MASK)) | eMIOS_C_ODIS(ValueConve… in Emios_Pwm_Ip_SetOutDisable()
310 …Base->CH.UC[Channel].C = (Base->CH.UC[Channel].C & ~(eMIOS_C_ODISSL_MASK)) | eMIOS_C_ODISSL(Value); in Emios_Pwm_Ip_SetOutDisableSource()
326 …Base->CH.UC[Channel].C = (Base->CH.UC[Channel].C & ~(eMIOS_C_UCPREN_MASK)) | eMIOS_C_UCPREN(ValueC… in Emios_Pwm_Ip_SetPrescalerEnable()
344 …Base->CH.UC[Channel].C = (Base->CH.UC[Channel].C & ~(eMIOS_C_DMA_MASK)) | eMIOS_C_DMA(ValueConvert… in Emios_Pwm_Ip_SetDMARequest()
358 return (((Base->CH.UC[Channel].C & eMIOS_C_DMA_MASK) >> eMIOS_C_DMA_SHIFT) == 0U)? FALSE : TRUE; in Emios_Pwm_Ip_GetDMARequest()
374 …Base->CH.UC[Channel].C = (Base->CH.UC[Channel].C & ~(eMIOS_C_FEN_MASK)) | eMIOS_C_FEN(ValueConvert… in Emios_Pwm_Ip_SetInterruptRequest()
388 return (((Base->CH.UC[Channel].C & eMIOS_C_FEN_MASK) >> eMIOS_C_FEN_SHIFT) == 0U)? FALSE : TRUE; in Emios_Pwm_Ip_GetInterruptRequest()
404 …Base->CH.UC[Channel].C = (Base->CH.UC[Channel].C & ~(eMIOS_C_FORCMA_MASK)) | eMIOS_C_FORCMA(ValueC… in Emios_Pwm_Ip_SetForceMatchA()
420 …Base->CH.UC[Channel].C = (Base->CH.UC[Channel].C & ~(eMIOS_C_FORCMB_MASK)) | eMIOS_C_FORCMB(ValueC… in Emios_Pwm_Ip_SetForceMatchB()
[all …]
/hal_nxp-latest/s32/drivers/s32ze/Pwm/include/
DEmios_Pwm_Ip_HwAccess.h282 …Base->CH.UC[Channel].C = (Base->CH.UC[Channel].C & ~(eMIOS_C_FREN_MASK)) | eMIOS_C_FREN(ValueConve… in Emios_Pwm_Ip_SetFreezeEnable()
297 …Base->CH.UC[Channel].C = (Base->CH.UC[Channel].C & ~(eMIOS_C_ODIS_MASK)) | eMIOS_C_ODIS(ValueConve… in Emios_Pwm_Ip_SetOutDisable()
311 …Base->CH.UC[Channel].C = (Base->CH.UC[Channel].C & ~(eMIOS_C_ODISSL_MASK)) | eMIOS_C_ODISSL(Value); in Emios_Pwm_Ip_SetOutDisableSource()
328 …Base->CH.UC[Channel].C = (Base->CH.UC[Channel].C & ~(eMIOS_C_UCPREN_MASK)) | eMIOS_C_UCPREN(ValueC… in Emios_Pwm_Ip_SetPrescalerEnable()
347 …Base->CH.UC[Channel].C = (Base->CH.UC[Channel].C & ~(eMIOS_C_DMA_MASK)) | eMIOS_C_DMA(ValueConvert… in Emios_Pwm_Ip_SetDMARequest()
362 return (((Base->CH.UC[Channel].C & eMIOS_C_DMA_MASK) >> eMIOS_C_DMA_SHIFT) == 0U)? FALSE : TRUE; in Emios_Pwm_Ip_GetDMARequest()
379 …Base->CH.UC[Channel].C = (Base->CH.UC[Channel].C & ~(eMIOS_C_FEN_MASK)) | eMIOS_C_FEN(ValueConvert… in Emios_Pwm_Ip_SetInterruptRequest()
394 return (((Base->CH.UC[Channel].C & eMIOS_C_FEN_MASK) >> eMIOS_C_FEN_SHIFT) == 0U)? FALSE : TRUE; in Emios_Pwm_Ip_GetInterruptRequest()
411 …Base->CH.UC[Channel].C = (Base->CH.UC[Channel].C & ~(eMIOS_C_FORCMA_MASK)) | eMIOS_C_FORCMA(ValueC… in Emios_Pwm_Ip_SetForceMatchA()
428 …Base->CH.UC[Channel].C = (Base->CH.UC[Channel].C & ~(eMIOS_C_FORCMB_MASK)) | eMIOS_C_FORCMB(ValueC… in Emios_Pwm_Ip_SetForceMatchB()
[all …]
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/xtensa/hifi1/min-rt/
Dmemmap.xmm36 // <seg-name> : F|C : <start-addr> - <end-addr> [ : STACK ] [ : HEAP ]
54 iram0_0 : C : 0x500000 - 0x57ffff : .iram0.literal .iram0.text;
56 iram0_2 : C : 0x5802e0 - 0x5803ff : ;
58 iram0_4 : C : 0x580578 - 0x58057b : .Level2InterruptVector.literal;
60 iram0_6 : C : 0x580598 - 0x58059b : .Level3InterruptVector.literal;
62 iram0_8 : C : 0x5805b8 - 0x5805bb : .DebugExceptionVector.literal;
64 iram0_10 : C : 0x5805d8 - 0x5805db : .NMIExceptionVector.literal;
66 iram0_12 : C : 0x5805f8 - 0x5805fb : .KernelExceptionVector.literal;
68 iram0_14 : C : 0x580618 - 0x58061b : .UserExceptionVector.literal;
70 iram0_16 : C : 0x580638 - 0x58063b : .DoubleExceptionVector.literal;
[all …]
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/xtensa/hifi1/min-rt/
Dmemmap.xmm36 // <seg-name> : F|C : <start-addr> - <end-addr> [ : STACK ] [ : HEAP ]
54 iram0_0 : C : 0x500000 - 0x57ffff : .iram0.literal .iram0.text;
56 iram0_2 : C : 0x5802e0 - 0x5803ff : ;
58 iram0_4 : C : 0x580578 - 0x58057b : .Level2InterruptVector.literal;
60 iram0_6 : C : 0x580598 - 0x58059b : .Level3InterruptVector.literal;
62 iram0_8 : C : 0x5805b8 - 0x5805bb : .DebugExceptionVector.literal;
64 iram0_10 : C : 0x5805d8 - 0x5805db : .NMIExceptionVector.literal;
66 iram0_12 : C : 0x5805f8 - 0x5805fb : .KernelExceptionVector.literal;
68 iram0_14 : C : 0x580618 - 0x58061b : .UserExceptionVector.literal;
70 iram0_16 : C : 0x580638 - 0x58063b : .DoubleExceptionVector.literal;
[all …]
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/xtensa/hifi1/gdbio/
Dmemmap.xmm41 // <seg-name> : F|C : <start-addr> - <end-addr> [ : STACK ] [ : HEAP ]
59 iram0_0 : C : 0x500000 - 0x57ffff : .iram0.literal .iram0.text;
61 iram0_2 : C : 0x5802e0 - 0x5803ff : ;
63 iram0_4 : C : 0x580578 - 0x58057b : .Level2InterruptVector.literal;
65 iram0_6 : C : 0x580598 - 0x58059b : .Level3InterruptVector.literal;
67 iram0_8 : C : 0x5805b8 - 0x5805bb : .DebugExceptionVector.literal;
69 iram0_10 : C : 0x5805d8 - 0x5805db : .NMIExceptionVector.literal;
71 iram0_12 : C : 0x5805f8 - 0x5805fb : .KernelExceptionVector.literal;
73 iram0_14 : C : 0x580618 - 0x58061b : .UserExceptionVector.literal;
75 iram0_16 : C : 0x580638 - 0x58063b : .DoubleExceptionVector.literal;
[all …]
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/xtensa/hifi1/gdbio/
Dmemmap.xmm41 // <seg-name> : F|C : <start-addr> - <end-addr> [ : STACK ] [ : HEAP ]
59 iram0_0 : C : 0x500000 - 0x57ffff : .iram0.literal .iram0.text;
61 iram0_2 : C : 0x5802e0 - 0x5803ff : ;
63 iram0_4 : C : 0x580578 - 0x58057b : .Level2InterruptVector.literal;
65 iram0_6 : C : 0x580598 - 0x58059b : .Level3InterruptVector.literal;
67 iram0_8 : C : 0x5805b8 - 0x5805bb : .DebugExceptionVector.literal;
69 iram0_10 : C : 0x5805d8 - 0x5805db : .NMIExceptionVector.literal;
71 iram0_12 : C : 0x5805f8 - 0x5805fb : .KernelExceptionVector.literal;
73 iram0_14 : C : 0x580618 - 0x58061b : .UserExceptionVector.literal;
75 iram0_16 : C : 0x580638 - 0x58063b : .DoubleExceptionVector.literal;
[all …]
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/xtensa/hifi1/min-rt/
Dmemmap.xmm36 // <seg-name> : F|C : <start-addr> - <end-addr> [ : STACK ] [ : HEAP ]
55 iram0_2 : C : 0x5802e0 - 0x5803ff : ;
57 iram0_4 : C : 0x580578 - 0x58057b : .Level2InterruptVector.literal;
59 iram0_6 : C : 0x580598 - 0x58059b : .Level3InterruptVector.literal;
61 iram0_8 : C : 0x5805b8 - 0x5805bb : .DebugExceptionVector.literal;
63 iram0_10 : C : 0x5805d8 - 0x5805db : .NMIExceptionVector.literal;
65 iram0_12 : C : 0x5805f8 - 0x5805fb : .KernelExceptionVector.literal;
67 iram0_14 : C : 0x580618 - 0x58061b : .UserExceptionVector.literal;
69 iram0_16 : C : 0x580638 - 0x58063b : .DoubleExceptionVector.literal;
71 iram0_0 : C : 0x580658 - 0x587fff : ;
[all …]
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/xtensa/hifi1/gdbio/
Dmemmap.xmm41 // <seg-name> : F|C : <start-addr> - <end-addr> [ : STACK ] [ : HEAP ]
60 iram0_2 : C : 0x5802e0 - 0x5803ff : ;
62 iram0_4 : C : 0x580578 - 0x58057b : .Level2InterruptVector.literal;
64 iram0_6 : C : 0x580598 - 0x58059b : .Level3InterruptVector.literal;
66 iram0_8 : C : 0x5805b8 - 0x5805bb : .DebugExceptionVector.literal;
68 iram0_10 : C : 0x5805d8 - 0x5805db : .NMIExceptionVector.literal;
70 iram0_12 : C : 0x5805f8 - 0x5805fb : .KernelExceptionVector.literal;
72 iram0_14 : C : 0x580618 - 0x58061b : .UserExceptionVector.literal;
74 iram0_16 : C : 0x580638 - 0x58063b : .DoubleExceptionVector.literal;
76 iram0_0 : C : 0x580658 - 0x587fff : ;
[all …]
/hal_nxp-latest/s32/drivers/s32k3/Icu/src/
DEmios_Icu_Ip.c349 s_emiosBase[instance]->CH.UC[hwChannel].C &= ~eMIOS_C_MODE_MASK; in Emios_Icu_Ip_UCSetMode()
351 s_emiosBase[instance]->CH.UC[hwChannel].C |= (u32Mode & eMIOS_C_MODE_MASK); in Emios_Icu_Ip_UCSetMode()
408 s_emiosBase[instance]->CH.UC[hwChannel].C &= ~eMIOS_C_UCPREN_MASK; in Emios_Icu_Ip_SetPrescaler()
414 s_emiosBase[instance]->CH.UC[hwChannel].C |= eMIOS_C_UCPREN_MASK; in Emios_Icu_Ip_SetPrescaler()
495 s_emiosBase[instance]->CH.UC[hwChannel].C |= eMIOS_C_FEN_MASK; in Emios_Icu_Ip_EnableInterrupt()
504 s_emiosBase[instance]->CH.UC[hwChannel].C &= ~eMIOS_C_FEN_MASK; in Emios_Icu_Ip_DisableInterrupt()
589 s_emiosBase[instance]->CH.UC[hwChannel].C = EMIOS_ICU_IP_CCR_CLEAR_U32; in Emios_Icu_Ip_Init()
599 s_emiosBase[instance]->CH.UC[hwChannel].C |= u32RegCCR; in Emios_Icu_Ip_Init()
689 s_emiosBase[instance]->CH.UC[hwChannel].C = EMIOS_ICU_IP_CCR_CLEAR_U32; in Emios_Icu_Ip_Deinit()
776 u32Value_CCR_FEN = (s_emiosBase[instance]->CH.UC[hwChannel].C & eMIOS_C_FEN_MASK); in Emios_Icu_Ip_SetNormalMode()
[all …]
/hal_nxp-latest/mcux/mcux-sdk/components/conn_fwloader/
Dreadme.txt13 loadbin C:\xxx\rw61x_sb_wifi_xx.bin,0x08400000
16 loadbin C:\xxx\rw61x_sb_ble_xx.bin,0x08540000
19 loadbin C:\xxx\rw61x_sb_ble_15d4_combo_xx.bin,0x085e0000
21 4. How to generate the C files to be compiled in the monolithic binary:
25 This results in generating the C files under fw_bin/A1 and fw_bin/A2 subdirectories.
Dreadme_rc.txt25 loadbin C:\xxx\rw610w_raw_cpu1_xx.bin,0x08400000
28 loadbin C:\xxx\rw610n_raw_cpu2_ble_xx.bin,0x08540000
31 loadbin C:\xxx\rw610n_combo_raw_cpu2_ble_15_4_combo_xx.bin,0x085e0000
/hal_nxp-latest/s32/drivers/s32ze/Icu/src/
DEmios_Icu_Ip.c387 s_emiosBase[instance]->CH.UC[hwChannel].C &= ~eMIOS_C_MODE_MASK; in Emios_Icu_Ip_UCSetMode()
389 s_emiosBase[instance]->CH.UC[hwChannel].C |= (u32Mode & eMIOS_C_MODE_MASK); in Emios_Icu_Ip_UCSetMode()
446 s_emiosBase[instance]->CH.UC[hwChannel].C &= ~eMIOS_C_UCPREN_MASK; in Emios_Icu_Ip_SetPrescaler()
452 s_emiosBase[instance]->CH.UC[hwChannel].C |= eMIOS_C_UCPREN_MASK; in Emios_Icu_Ip_SetPrescaler()
536 s_emiosBase[instance]->CH.UC[hwChannel].C |= eMIOS_C_FEN_MASK; in Emios_Icu_Ip_EnableInterrupt()
545 s_emiosBase[instance]->CH.UC[hwChannel].C &= ~eMIOS_C_FEN_MASK; in Emios_Icu_Ip_DisableInterrupt()
639 s_emiosBase[instance]->CH.UC[hwChannel].C = EMIOS_ICU_IP_CCR_CLEAR_U32; in Emios_Icu_Ip_Init()
649 s_emiosBase[instance]->CH.UC[hwChannel].C |= u32RegCCR; in Emios_Icu_Ip_Init()
787 s_emiosBase[instance]->CH.UC[hwChannel].C = EMIOS_ICU_IP_CCR_CLEAR_U32; in Emios_Icu_Ip_Deinit()
922 u32RegEmiosCCR = s_emiosBase[instance]->CH.UC[hwChannel].C; in Emios_Icu_Ip_SetActivation()
[all …]
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT685S/xtensa/gdbio/
Dmemmap.xmm38 // <seg-name> : F|C : <start-addr> - <end-addr> [ : STACK ] [ : HEAP ]
56 …dsp_core : C : 0x00200000 - 0x0047ffff : STACK : HEAP : .rodata .literal .text .data __llvm_prf_…
61 dsp_uncached : C : 0x20060000 - 0x2006ffff : NonCacheable.init NonCacheable ;
66 …dram0_0 : C : 0x24000000 - 0x2400ffff : .dram0.rodata .ResetVector.literal .Level2InterruptVector.…
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT685S/xtensa/min-rt/
Dmemmap.xmm36 // <seg-name> : F|C : <start-addr> - <end-addr> [ : STACK ] [ : HEAP ]
54 …dsp_core : C : 0x00200000 - 0x0047ffff : STACK : HEAP : .rodata .literal .text .data __llvm_prf_…
59 dsp_uncached : C : 0x20060000 - 0x2006ffff : NonCacheable.init NonCacheable ;
64 …dram0_0 : C : 0x24000000 - 0x2400ffff : .dram0.rodata .ResetVector.literal .Level2InterruptVector.…
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT685S/xtensa/sim/
Dmemmap.xmm36 // <seg-name> : F|C : <start-addr> - <end-addr> [ : STACK ] [ : HEAP ]
54 …dsp_core : C : 0x00200000 - 0x0047ffff : STACK : HEAP : .rodata .literal .text .data __llvm_prf_…
59 dsp_uncached : C : 0x20060000 - 0x2006ffff : NonCacheable.init NonCacheable ;
64 …dram0_0 : C : 0x24000000 - 0x2400ffff : .dram0.rodata .ResetVector.literal .Level2InterruptVector.…
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT685S/xtensa_lowmem/sim/
Dmemmap.xmm36 // <seg-name> : F|C : <start-addr> - <end-addr> [ : STACK ] [ : HEAP ]
55 …dsp_core : C : 0x300000 - 0x47ffff : STACK : HEAP : .sram.rodata .clib.rodata .rtos.rodata .roda…
60 …dram0_0 : C : 0x24000000 - 0x2400ffff : .dram0.rodata .ResetVector.literal .Level2InterruptVector.…
77 dsp_uncached : C : 0x20040000 - 0x2007ffff : NonCacheable.init NonCacheable;
/hal_nxp-latest/s32/drivers/s32ze/Mcl/src/
DEmios_Mcl_Ip.c194 … Base->CH.UC[(*ConfigPtr->masterBusConfig)[CurrentChannel].hwChannel].C |= eMIOS_C_FREN_MASK; in Emios_Mcl_Ip_Init()
227 …Base->CH.UC[(*ConfigPtr->masterBusConfig)[CurrentChannel].hwChannel].C |= eMIOS_C_MODE((*ConfigPtr… in Emios_Mcl_Ip_Init()
229 … Base->CH.UC[(*ConfigPtr->masterBusConfig)[CurrentChannel].hwChannel].C |= eMIOS_C_UCPREN(1U); in Emios_Mcl_Ip_Init()
311 Emios_Ip_paxBase[Instance]->CH.UC[CurrentChannel].C = 0U; in Emios_Mcl_Ip_Deinit()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/xtensa/min-rt/
Dmemmap.xmm34 // <seg-name> : F|C : <start-addr> - <end-addr> [ : STACK ] [ : HEAP ]
80 dram0_0 : C : 0x820000 - 0x87ffff : .shmem;
85 dram1_0 : C : 0x880000 - 0x97ffff : STACK : HEAP : .rodata .data .bss;
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/xtensa/hifi4/min-rt/
Dmemmap.xmm36 // <seg-name> : F|C : <start-addr> - <end-addr> [ : STACK ] [ : HEAP ]
54 …dsp_core : C : 0x20400000 - 0x2057ffff : STACK : HEAP : .rodata .literal .text .data __llvm_prf_…
59 …dram0_0 : C : 0x24000000 - 0x2400ffff : .dram0.rodata .ResetVector.literal .Level2InterruptVector.…
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/xtensa/gdbio/
Dmemmap.xmm34 // <seg-name> : F|C : <start-addr> - <end-addr> [ : STACK ] [ : HEAP ]
80 dram0_0 : C : 0x820000 - 0x87ffff : .shmem;
85 dram1_0 : C : 0x880000 - 0x97ffff : STACK : HEAP : .rodata .data .bss;
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/xtensa/sim/
Dmemmap.xmm34 // <seg-name> : F|C : <start-addr> - <end-addr> [ : STACK ] [ : HEAP ]
80 dram0_0 : C : 0x820000 - 0x87ffff : .shmem;
85 dram1_0 : C : 0x880000 - 0x97ffff : STACK : HEAP : .rodata .data .bss;
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8UD5/xtensa/min-rt/
Dmemmap.xmm34 // <seg-name> : F|C : <start-addr> - <end-addr> [ : STACK ] [ : HEAP ]
80 dram0_0 : C : 0x880000 - 0x88ffff : .shmem;
85 dram1_0 : C : 0x820000 - 0x82ffff : STACK : HEAP : .rodata .data .bss;
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8UD5/xtensa/gdbio/
Dmemmap.xmm34 // <seg-name> : F|C : <start-addr> - <end-addr> [ : STACK ] [ : HEAP ]
80 dram0_0 : C : 0x880000 - 0x88ffff : .shmem;
85 dram1_0 : C : 0x820000 - 0x82ffff : STACK : HEAP : .rodata .data .bss;

12345678910>>...50