Home
last modified time | relevance | path

Searched refs:AHBSC_RAMH_MEM_RULE_RULE1_MASK (Results 1 – 8 of 8) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN546/
DMCXN546_cm33_core0.h2832 #define AHBSC_RAMH_MEM_RULE_RULE1_MASK (0x30U) macro
2840 …(((uint32_t)(((uint32_t)(x)) << AHBSC_RAMH_MEM_RULE_RULE1_SHIFT)) & AHBSC_RAMH_MEM_RULE_RULE1_MASK)
DMCXN546_cm33_core1.h2832 #define AHBSC_RAMH_MEM_RULE_RULE1_MASK (0x30U) macro
2840 …(((uint32_t)(((uint32_t)(x)) << AHBSC_RAMH_MEM_RULE_RULE1_SHIFT)) & AHBSC_RAMH_MEM_RULE_RULE1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN547/
DMCXN547_cm33_core0.h2832 #define AHBSC_RAMH_MEM_RULE_RULE1_MASK (0x30U) macro
2840 …(((uint32_t)(((uint32_t)(x)) << AHBSC_RAMH_MEM_RULE_RULE1_SHIFT)) & AHBSC_RAMH_MEM_RULE_RULE1_MASK)
DMCXN547_cm33_core1.h2832 #define AHBSC_RAMH_MEM_RULE_RULE1_MASK (0x30U) macro
2840 …(((uint32_t)(((uint32_t)(x)) << AHBSC_RAMH_MEM_RULE_RULE1_SHIFT)) & AHBSC_RAMH_MEM_RULE_RULE1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN947/
DMCXN947_cm33_core1.h2866 #define AHBSC_RAMH_MEM_RULE_RULE1_MASK (0x30U) macro
2874 …(((uint32_t)(((uint32_t)(x)) << AHBSC_RAMH_MEM_RULE_RULE1_SHIFT)) & AHBSC_RAMH_MEM_RULE_RULE1_MASK)
DMCXN947_cm33_core0.h2866 #define AHBSC_RAMH_MEM_RULE_RULE1_MASK (0x30U) macro
2874 …(((uint32_t)(((uint32_t)(x)) << AHBSC_RAMH_MEM_RULE_RULE1_SHIFT)) & AHBSC_RAMH_MEM_RULE_RULE1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN946/
DMCXN946_cm33_core0.h2866 #define AHBSC_RAMH_MEM_RULE_RULE1_MASK (0x30U) macro
2874 …(((uint32_t)(((uint32_t)(x)) << AHBSC_RAMH_MEM_RULE_RULE1_SHIFT)) & AHBSC_RAMH_MEM_RULE_RULE1_MASK)
DMCXN946_cm33_core1.h2866 #define AHBSC_RAMH_MEM_RULE_RULE1_MASK (0x30U) macro
2874 …(((uint32_t)(((uint32_t)(x)) << AHBSC_RAMH_MEM_RULE_RULE1_SHIFT)) & AHBSC_RAMH_MEM_RULE_RULE1_MASK)