Home
last modified time | relevance | path

Searched refs:AHBSC_RAMF_MEM_RULE_RULE5_MASK (Results 1 – 8 of 8) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN546/
DMCXN546_cm33_core0.h2698 #define AHBSC_RAMF_MEM_RULE_RULE5_MASK (0x300000U) macro
2706 …(((uint32_t)(((uint32_t)(x)) << AHBSC_RAMF_MEM_RULE_RULE5_SHIFT)) & AHBSC_RAMF_MEM_RULE_RULE5_MASK)
DMCXN546_cm33_core1.h2698 #define AHBSC_RAMF_MEM_RULE_RULE5_MASK (0x300000U) macro
2706 …(((uint32_t)(((uint32_t)(x)) << AHBSC_RAMF_MEM_RULE_RULE5_SHIFT)) & AHBSC_RAMF_MEM_RULE_RULE5_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN547/
DMCXN547_cm33_core0.h2698 #define AHBSC_RAMF_MEM_RULE_RULE5_MASK (0x300000U) macro
2706 …(((uint32_t)(((uint32_t)(x)) << AHBSC_RAMF_MEM_RULE_RULE5_SHIFT)) & AHBSC_RAMF_MEM_RULE_RULE5_MASK)
DMCXN547_cm33_core1.h2698 #define AHBSC_RAMF_MEM_RULE_RULE5_MASK (0x300000U) macro
2706 …(((uint32_t)(((uint32_t)(x)) << AHBSC_RAMF_MEM_RULE_RULE5_SHIFT)) & AHBSC_RAMF_MEM_RULE_RULE5_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN947/
DMCXN947_cm33_core1.h2732 #define AHBSC_RAMF_MEM_RULE_RULE5_MASK (0x300000U) macro
2740 …(((uint32_t)(((uint32_t)(x)) << AHBSC_RAMF_MEM_RULE_RULE5_SHIFT)) & AHBSC_RAMF_MEM_RULE_RULE5_MASK)
DMCXN947_cm33_core0.h2732 #define AHBSC_RAMF_MEM_RULE_RULE5_MASK (0x300000U) macro
2740 …(((uint32_t)(((uint32_t)(x)) << AHBSC_RAMF_MEM_RULE_RULE5_SHIFT)) & AHBSC_RAMF_MEM_RULE_RULE5_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN946/
DMCXN946_cm33_core0.h2732 #define AHBSC_RAMF_MEM_RULE_RULE5_MASK (0x300000U) macro
2740 …(((uint32_t)(((uint32_t)(x)) << AHBSC_RAMF_MEM_RULE_RULE5_SHIFT)) & AHBSC_RAMF_MEM_RULE_RULE5_MASK)
DMCXN946_cm33_core1.h2732 #define AHBSC_RAMF_MEM_RULE_RULE5_MASK (0x300000U) macro
2740 …(((uint32_t)(((uint32_t)(x)) << AHBSC_RAMF_MEM_RULE_RULE5_SHIFT)) & AHBSC_RAMF_MEM_RULE_RULE5_MASK)