Home
last modified time | relevance | path

Searched refs:AHBSC_RAMC_MEM_RULE_RULE1_MASK (Results 1 – 10 of 10) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN236/
DMCXN236.h2904 #define AHBSC_RAMC_MEM_RULE_RULE1_MASK (0x30U) macro
2912 …(((uint32_t)(((uint32_t)(x)) << AHBSC_RAMC_MEM_RULE_RULE1_SHIFT)) & AHBSC_RAMC_MEM_RULE_RULE1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN235/
DMCXN235.h2886 #define AHBSC_RAMC_MEM_RULE_RULE1_MASK (0x30U) macro
2894 …(((uint32_t)(((uint32_t)(x)) << AHBSC_RAMC_MEM_RULE_RULE1_SHIFT)) & AHBSC_RAMC_MEM_RULE_RULE1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN546/
DMCXN546_cm33_core0.h2397 #define AHBSC_RAMC_MEM_RULE_RULE1_MASK (0x30U) macro
2405 …(((uint32_t)(((uint32_t)(x)) << AHBSC_RAMC_MEM_RULE_RULE1_SHIFT)) & AHBSC_RAMC_MEM_RULE_RULE1_MASK)
DMCXN546_cm33_core1.h2397 #define AHBSC_RAMC_MEM_RULE_RULE1_MASK (0x30U) macro
2405 …(((uint32_t)(((uint32_t)(x)) << AHBSC_RAMC_MEM_RULE_RULE1_SHIFT)) & AHBSC_RAMC_MEM_RULE_RULE1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN547/
DMCXN547_cm33_core0.h2397 #define AHBSC_RAMC_MEM_RULE_RULE1_MASK (0x30U) macro
2405 …(((uint32_t)(((uint32_t)(x)) << AHBSC_RAMC_MEM_RULE_RULE1_SHIFT)) & AHBSC_RAMC_MEM_RULE_RULE1_MASK)
DMCXN547_cm33_core1.h2397 #define AHBSC_RAMC_MEM_RULE_RULE1_MASK (0x30U) macro
2405 …(((uint32_t)(((uint32_t)(x)) << AHBSC_RAMC_MEM_RULE_RULE1_SHIFT)) & AHBSC_RAMC_MEM_RULE_RULE1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN947/
DMCXN947_cm33_core1.h2431 #define AHBSC_RAMC_MEM_RULE_RULE1_MASK (0x30U) macro
2439 …(((uint32_t)(((uint32_t)(x)) << AHBSC_RAMC_MEM_RULE_RULE1_SHIFT)) & AHBSC_RAMC_MEM_RULE_RULE1_MASK)
DMCXN947_cm33_core0.h2431 #define AHBSC_RAMC_MEM_RULE_RULE1_MASK (0x30U) macro
2439 …(((uint32_t)(((uint32_t)(x)) << AHBSC_RAMC_MEM_RULE_RULE1_SHIFT)) & AHBSC_RAMC_MEM_RULE_RULE1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN946/
DMCXN946_cm33_core0.h2431 #define AHBSC_RAMC_MEM_RULE_RULE1_MASK (0x30U) macro
2439 …(((uint32_t)(((uint32_t)(x)) << AHBSC_RAMC_MEM_RULE_RULE1_SHIFT)) & AHBSC_RAMC_MEM_RULE_RULE1_MASK)
DMCXN946_cm33_core1.h2431 #define AHBSC_RAMC_MEM_RULE_RULE1_MASK (0x30U) macro
2439 …(((uint32_t)(((uint32_t)(x)) << AHBSC_RAMC_MEM_RULE_RULE1_SHIFT)) & AHBSC_RAMC_MEM_RULE_RULE1_MASK)