/hal_nxp-3.7.0/mcux/mcux-sdk/devices/LPC51U68/ |
D | LPC51U68.h | 1720 #define CTIMER1_BASE (0x40009000u) macro 1722 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 1728 #define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, 0u, CTIMER3_BASE }
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/LPC54113/ |
D | LPC54113.h | 1688 #define CTIMER1_BASE (0x40009000u) macro 1690 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 1704 #define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIMER…
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/LPC54114/ |
D | LPC54114_cm4.h | 1687 #define CTIMER1_BASE (0x40009000u) macro 1689 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 1703 #define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIMER…
|
D | LPC54114_cm0plus.h | 1676 #define CTIMER1_BASE (0x40009000u) macro 1678 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 1692 #define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIMER…
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/LPC5504/ |
D | LPC5504.h | 6881 #define CTIMER1_BASE (0x50009000u) macro 6885 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 6913 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME… 6926 #define CTIMER1_BASE (0x40009000u) macro 6928 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 6942 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME…
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/LPC5502CPXXXX/ |
D | LPC5502CPXXXX.h | 6836 #define CTIMER1_BASE (0x50009000u) macro 6840 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 6868 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME… 6881 #define CTIMER1_BASE (0x40009000u) macro 6883 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 6897 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME…
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/LPC5502/ |
D | LPC5502.h | 6881 #define CTIMER1_BASE (0x50009000u) macro 6885 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 6913 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME… 6926 #define CTIMER1_BASE (0x40009000u) macro 6928 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 6942 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME…
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/LPC5504CPXXXX/ |
D | LPC5504CPXXXX.h | 6836 #define CTIMER1_BASE (0x50009000u) macro 6840 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 6868 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME… 6881 #define CTIMER1_BASE (0x40009000u) macro 6883 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 6897 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME…
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/LPC5506CPXXXX/ |
D | LPC5506CPXXXX.h | 6836 #define CTIMER1_BASE (0x50009000u) macro 6840 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 6868 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME… 6881 #define CTIMER1_BASE (0x40009000u) macro 6883 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 6897 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME…
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/LPC5506/ |
D | LPC5506.h | 6881 #define CTIMER1_BASE (0x50009000u) macro 6885 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 6913 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME… 6926 #define CTIMER1_BASE (0x40009000u) macro 6928 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 6942 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME…
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/LPC55S06/ |
D | LPC55S06.h | 7263 #define CTIMER1_BASE (0x50009000u) macro 7267 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 7295 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME… 7308 #define CTIMER1_BASE (0x40009000u) macro 7310 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 7324 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME…
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/LPC5526/ |
D | LPC5526.h | 6321 #define CTIMER1_BASE (0x50009000u) macro 6325 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 6353 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME… 6366 #define CTIMER1_BASE (0x40009000u) macro 6368 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 6382 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME…
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/LPC55S04/ |
D | LPC55S04.h | 7263 #define CTIMER1_BASE (0x50009000u) macro 7267 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 7295 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME… 7308 #define CTIMER1_BASE (0x40009000u) macro 7310 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 7324 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME…
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/LPC5528/ |
D | LPC5528.h | 6320 #define CTIMER1_BASE (0x50009000u) macro 6324 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 6352 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME… 6365 #define CTIMER1_BASE (0x40009000u) macro 6367 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 6381 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME…
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/LPC5512/ |
D | LPC5512.h | 7311 #define CTIMER1_BASE (0x50009000u) macro 7315 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 7343 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME… 7356 #define CTIMER1_BASE (0x40009000u) macro 7358 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 7372 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME…
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/LPC55S26/ |
D | LPC55S26.h | 6703 #define CTIMER1_BASE (0x50009000u) macro 6707 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 6735 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME… 6748 #define CTIMER1_BASE (0x40009000u) macro 6750 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 6764 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME…
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/LPC55S28/ |
D | LPC55S28.h | 6702 #define CTIMER1_BASE (0x50009000u) macro 6706 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 6734 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME… 6747 #define CTIMER1_BASE (0x40009000u) macro 6749 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 6763 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME…
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/LPC55S69/ |
D | LPC55S69_cm33_core1.h | 6702 #define CTIMER1_BASE (0x50009000u) macro 6706 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 6734 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME… 6747 #define CTIMER1_BASE (0x40009000u) macro 6749 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 6763 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME…
|
D | LPC55S69_cm33_core0.h | 6702 #define CTIMER1_BASE (0x50009000u) macro 6706 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 6734 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME… 6747 #define CTIMER1_BASE (0x40009000u) macro 6749 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 6763 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME…
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/LPC55S14/ |
D | LPC55S14.h | 7694 #define CTIMER1_BASE (0x50009000u) macro 7698 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 7726 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME… 7739 #define CTIMER1_BASE (0x40009000u) macro 7741 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 7755 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME…
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/LPC55S16/ |
D | LPC55S16.h | 7695 #define CTIMER1_BASE (0x50009000u) macro 7699 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 7727 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME… 7740 #define CTIMER1_BASE (0x40009000u) macro 7742 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 7756 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME…
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/LPC5514/ |
D | LPC5514.h | 7312 #define CTIMER1_BASE (0x50009000u) macro 7316 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 7344 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME… 7357 #define CTIMER1_BASE (0x40009000u) macro 7359 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 7373 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME…
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/LPC55S66/ |
D | LPC55S66_cm33_core0.h | 6703 #define CTIMER1_BASE (0x50009000u) macro 6707 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 6735 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME… 6748 #define CTIMER1_BASE (0x40009000u) macro 6750 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 6764 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME…
|
D | LPC55S66_cm33_core1.h | 6703 #define CTIMER1_BASE (0x50009000u) macro 6707 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 6735 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME… 6748 #define CTIMER1_BASE (0x40009000u) macro 6750 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 6764 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME…
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/LPC5516/ |
D | LPC5516.h | 7313 #define CTIMER1_BASE (0x50009000u) macro 7317 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 7345 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME… 7358 #define CTIMER1_BASE (0x40009000u) macro 7360 #define CTIMER1 ((CTIMER_Type *)CTIMER1_BASE) 7374 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME…
|