/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1171/drivers/ |
D | fsl_pgmc.c | 191 base->CPC_CACHE_MODE = PGMC_CPC_CPC_CACHE_MODE_CTRL_MODE(kPGMC_ControlledByCpuPowerMode); in PGMC_CPC_CACHE_ControlByCpuPowerMode() 239 base->CPC_CACHE_MODE = PGMC_CPC_CPC_CACHE_MODE_CTRL_MODE(kPGMC_ControlledBySetPoint); in PGMC_CPC_CACHE_ControlBySetPointMode()
|
D | fsl_pgmc.h | 425 base->CPC_CACHE_MODE = PGMC_CPC_CPC_CACHE_MODE_CTRL_MODE(kPGMC_DisableLowPowerControl); in PGMC_CPC_CACHE_DisableLowPower()
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1166/drivers/ |
D | fsl_pgmc.c | 191 base->CPC_CACHE_MODE = PGMC_CPC_CPC_CACHE_MODE_CTRL_MODE(kPGMC_ControlledByCpuPowerMode); in PGMC_CPC_CACHE_ControlByCpuPowerMode() 239 base->CPC_CACHE_MODE = PGMC_CPC_CPC_CACHE_MODE_CTRL_MODE(kPGMC_ControlledBySetPoint); in PGMC_CPC_CACHE_ControlBySetPointMode()
|
D | fsl_pgmc.h | 425 base->CPC_CACHE_MODE = PGMC_CPC_CPC_CACHE_MODE_CTRL_MODE(kPGMC_DisableLowPowerControl); in PGMC_CPC_CACHE_DisableLowPower()
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1175/drivers/ |
D | fsl_pgmc.c | 191 base->CPC_CACHE_MODE = PGMC_CPC_CPC_CACHE_MODE_CTRL_MODE(kPGMC_ControlledByCpuPowerMode); in PGMC_CPC_CACHE_ControlByCpuPowerMode() 239 base->CPC_CACHE_MODE = PGMC_CPC_CPC_CACHE_MODE_CTRL_MODE(kPGMC_ControlledBySetPoint); in PGMC_CPC_CACHE_ControlBySetPointMode()
|
D | fsl_pgmc.h | 425 base->CPC_CACHE_MODE = PGMC_CPC_CPC_CACHE_MODE_CTRL_MODE(kPGMC_DisableLowPowerControl); in PGMC_CPC_CACHE_DisableLowPower()
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1173/drivers/ |
D | fsl_pgmc.c | 191 base->CPC_CACHE_MODE = PGMC_CPC_CPC_CACHE_MODE_CTRL_MODE(kPGMC_ControlledByCpuPowerMode); in PGMC_CPC_CACHE_ControlByCpuPowerMode() 239 base->CPC_CACHE_MODE = PGMC_CPC_CPC_CACHE_MODE_CTRL_MODE(kPGMC_ControlledBySetPoint); in PGMC_CPC_CACHE_ControlBySetPointMode()
|
D | fsl_pgmc.h | 425 base->CPC_CACHE_MODE = PGMC_CPC_CPC_CACHE_MODE_CTRL_MODE(kPGMC_DisableLowPowerControl); in PGMC_CPC_CACHE_DisableLowPower()
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1176/drivers/ |
D | fsl_pgmc.c | 191 base->CPC_CACHE_MODE = PGMC_CPC_CPC_CACHE_MODE_CTRL_MODE(kPGMC_ControlledByCpuPowerMode); in PGMC_CPC_CACHE_ControlByCpuPowerMode() 239 base->CPC_CACHE_MODE = PGMC_CPC_CPC_CACHE_MODE_CTRL_MODE(kPGMC_ControlledBySetPoint); in PGMC_CPC_CACHE_ControlBySetPointMode()
|
D | fsl_pgmc.h | 425 base->CPC_CACHE_MODE = PGMC_CPC_CPC_CACHE_MODE_CTRL_MODE(kPGMC_DisableLowPowerControl); in PGMC_CPC_CACHE_DisableLowPower()
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1172/drivers/ |
D | fsl_pgmc.c | 191 base->CPC_CACHE_MODE = PGMC_CPC_CPC_CACHE_MODE_CTRL_MODE(kPGMC_ControlledByCpuPowerMode); in PGMC_CPC_CACHE_ControlByCpuPowerMode() 239 base->CPC_CACHE_MODE = PGMC_CPC_CPC_CACHE_MODE_CTRL_MODE(kPGMC_ControlledBySetPoint); in PGMC_CPC_CACHE_ControlBySetPointMode()
|
D | fsl_pgmc.h | 425 base->CPC_CACHE_MODE = PGMC_CPC_CPC_CACHE_MODE_CTRL_MODE(kPGMC_DisableLowPowerControl); in PGMC_CPC_CACHE_DisableLowPower()
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1165/drivers/ |
D | fsl_pgmc.c | 191 base->CPC_CACHE_MODE = PGMC_CPC_CPC_CACHE_MODE_CTRL_MODE(kPGMC_ControlledByCpuPowerMode); in PGMC_CPC_CACHE_ControlByCpuPowerMode() 239 base->CPC_CACHE_MODE = PGMC_CPC_CPC_CACHE_MODE_CTRL_MODE(kPGMC_ControlledBySetPoint); in PGMC_CPC_CACHE_ControlBySetPointMode()
|
D | fsl_pgmc.h | 425 base->CPC_CACHE_MODE = PGMC_CPC_CPC_CACHE_MODE_CTRL_MODE(kPGMC_DisableLowPowerControl); in PGMC_CPC_CACHE_DisableLowPower()
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1171/ |
D | MIMXRT1171.h | 59468 __IO uint32_t CPC_CACHE_MODE; /**< CPC Cache Mode, offset: 0x40 */ member
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1175/ |
D | MIMXRT1175_cm7.h | 59468 __IO uint32_t CPC_CACHE_MODE; /**< CPC Cache Mode, offset: 0x40 */ member
|
D | MIMXRT1175_cm4.h | 60370 __IO uint32_t CPC_CACHE_MODE; /**< CPC Cache Mode, offset: 0x40 */ member
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1165/ |
D | MIMXRT1165_cm7.h | 58944 __IO uint32_t CPC_CACHE_MODE; /**< CPC Cache Mode, offset: 0x40 */ member
|
D | MIMXRT1165_cm4.h | 59846 __IO uint32_t CPC_CACHE_MODE; /**< CPC Cache Mode, offset: 0x40 */ member
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1166/ |
D | MIMXRT1166_cm7.h | 62852 __IO uint32_t CPC_CACHE_MODE; /**< CPC Cache Mode, offset: 0x40 */ member
|
D | MIMXRT1166_cm4.h | 63754 __IO uint32_t CPC_CACHE_MODE; /**< CPC Cache Mode, offset: 0x40 */ member
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1172/ |
D | MIMXRT1172.h | 63376 __IO uint32_t CPC_CACHE_MODE; /**< CPC Cache Mode, offset: 0x40 */ member
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1173/ |
D | MIMXRT1173_cm4.h | 64275 __IO uint32_t CPC_CACHE_MODE; /**< CPC Cache Mode, offset: 0x40 */ member
|
D | MIMXRT1173_cm7.h | 63373 __IO uint32_t CPC_CACHE_MODE; /**< CPC Cache Mode, offset: 0x40 */ member
|
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMXRT1176/ |
D | MIMXRT1176_cm7.h | 74043 __IO uint32_t CPC_CACHE_MODE; /**< CPC Cache Mode, offset: 0x40 */ member
|