Home
last modified time | relevance | path

Searched refs:CCM_REG_SET (Results 1 – 25 of 43) sorted by relevance

12

/hal_nxp-3.7.0/imx/drivers/
Dccm_imx7d.h50 #define CCM_REG_SET(root) CCM_REG_OFF(root, 4) macro
381 CCM_REG_SET(ccmRoot) = CCM_TARGET_ROOT_SET_ENABLE_MASK; in CCM_EnableRoot()
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MN5/drivers/
Dfsl_clock.c920 CCM_REG_SET(ccgr) = (uintptr_t)kCLOCK_ClockNeededAll; in CLOCK_EnableClock()
926 CCM_REG_SET(rootClk) = CCM_TARGET_ROOT_SET_ENABLE_MASK; in CLOCK_EnableClock()
Dfsl_clock.h178 #define CCM_REG_SET(root) CCM_REG_OFF(root, 4U) macro
1109 CCM_REG_SET(rootClk) = CCM_TARGET_ROOT_SET_ENABLE_MASK; in CLOCK_EnableRoot()
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MN1/drivers/
Dfsl_clock.c920 CCM_REG_SET(ccgr) = (uintptr_t)kCLOCK_ClockNeededAll; in CLOCK_EnableClock()
926 CCM_REG_SET(rootClk) = CCM_TARGET_ROOT_SET_ENABLE_MASK; in CLOCK_EnableClock()
Dfsl_clock.h178 #define CCM_REG_SET(root) CCM_REG_OFF(root, 4U) macro
1109 CCM_REG_SET(rootClk) = CCM_TARGET_ROOT_SET_ENABLE_MASK; in CLOCK_EnableRoot()
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MN3/drivers/
Dfsl_clock.c920 CCM_REG_SET(ccgr) = (uintptr_t)kCLOCK_ClockNeededAll; in CLOCK_EnableClock()
926 CCM_REG_SET(rootClk) = CCM_TARGET_ROOT_SET_ENABLE_MASK; in CLOCK_EnableClock()
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8ML4/drivers/
Dfsl_clock.c935 CCM_REG_SET(ccgr) = (uint32_t)kCLOCK_ClockNeededAll; in CLOCK_EnableClock()
942 CCM_REG_SET(rootClk) = CCM_TARGET_ROOT_SET_ENABLE_MASK; in CLOCK_EnableClock()
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MM6/drivers/
Dfsl_clock.c926 CCM_REG_SET(ccgr) = (uintptr_t)kCLOCK_ClockNeededAll; in CLOCK_EnableClock()
932 CCM_REG_SET(rootClk) = CCM_TARGET_ROOT_SET_ENABLE_MASK; in CLOCK_EnableClock()
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8ML6/drivers/
Dfsl_clock.c935 CCM_REG_SET(ccgr) = (uint32_t)kCLOCK_ClockNeededAll; in CLOCK_EnableClock()
942 CCM_REG_SET(rootClk) = CCM_TARGET_ROOT_SET_ENABLE_MASK; in CLOCK_EnableClock()
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MN2/drivers/
Dfsl_clock.c920 CCM_REG_SET(ccgr) = (uintptr_t)kCLOCK_ClockNeededAll; in CLOCK_EnableClock()
926 CCM_REG_SET(rootClk) = CCM_TARGET_ROOT_SET_ENABLE_MASK; in CLOCK_EnableClock()
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8ML3/drivers/
Dfsl_clock.c935 CCM_REG_SET(ccgr) = (uint32_t)kCLOCK_ClockNeededAll; in CLOCK_EnableClock()
942 CCM_REG_SET(rootClk) = CCM_TARGET_ROOT_SET_ENABLE_MASK; in CLOCK_EnableClock()
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MM1/drivers/
Dfsl_clock.c926 CCM_REG_SET(ccgr) = (uintptr_t)kCLOCK_ClockNeededAll; in CLOCK_EnableClock()
932 CCM_REG_SET(rootClk) = CCM_TARGET_ROOT_SET_ENABLE_MASK; in CLOCK_EnableClock()
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MN4/drivers/
Dfsl_clock.c920 CCM_REG_SET(ccgr) = (uintptr_t)kCLOCK_ClockNeededAll; in CLOCK_EnableClock()
926 CCM_REG_SET(rootClk) = CCM_TARGET_ROOT_SET_ENABLE_MASK; in CLOCK_EnableClock()
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MN6/drivers/
Dfsl_clock.c920 CCM_REG_SET(ccgr) = (uintptr_t)kCLOCK_ClockNeededAll; in CLOCK_EnableClock()
926 CCM_REG_SET(rootClk) = CCM_TARGET_ROOT_SET_ENABLE_MASK; in CLOCK_EnableClock()
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MM5/drivers/
Dfsl_clock.c926 CCM_REG_SET(ccgr) = (uintptr_t)kCLOCK_ClockNeededAll; in CLOCK_EnableClock()
932 CCM_REG_SET(rootClk) = CCM_TARGET_ROOT_SET_ENABLE_MASK; in CLOCK_EnableClock()
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MM4/drivers/
Dfsl_clock.c926 CCM_REG_SET(ccgr) = (uintptr_t)kCLOCK_ClockNeededAll; in CLOCK_EnableClock()
932 CCM_REG_SET(rootClk) = CCM_TARGET_ROOT_SET_ENABLE_MASK; in CLOCK_EnableClock()
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MM3/drivers/
Dfsl_clock.c926 CCM_REG_SET(ccgr) = (uintptr_t)kCLOCK_ClockNeededAll; in CLOCK_EnableClock()
932 CCM_REG_SET(rootClk) = CCM_TARGET_ROOT_SET_ENABLE_MASK; in CLOCK_EnableClock()
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8ML8/drivers/
Dfsl_clock.c935 CCM_REG_SET(ccgr) = (uint32_t)kCLOCK_ClockNeededAll; in CLOCK_EnableClock()
942 CCM_REG_SET(rootClk) = CCM_TARGET_ROOT_SET_ENABLE_MASK; in CLOCK_EnableClock()
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MM2/drivers/
Dfsl_clock.c926 CCM_REG_SET(ccgr) = (uintptr_t)kCLOCK_ClockNeededAll; in CLOCK_EnableClock()
932 CCM_REG_SET(rootClk) = CCM_TARGET_ROOT_SET_ENABLE_MASK; in CLOCK_EnableClock()
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MQ6/drivers/
Dfsl_clock.c1059 CCM_REG_SET(ccgr) = (uint32_t)kCLOCK_ClockNeededAll; in CLOCK_EnableClock()
1063 CCM_REG_SET(rootClk) = CCM_TARGET_ROOT_SET_ENABLE_MASK; in CLOCK_EnableClock()
Dfsl_clock.h169 #define CCM_REG_SET(root) CCM_REG_OFF(root, 4U) macro
1061 CCM_REG_SET(rootClk) = CCM_TARGET_ROOT_SET_ENABLE_MASK; in CLOCK_EnableRoot()
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MQ7/drivers/
Dfsl_clock.c1059 CCM_REG_SET(ccgr) = (uint32_t)kCLOCK_ClockNeededAll; in CLOCK_EnableClock()
1063 CCM_REG_SET(rootClk) = CCM_TARGET_ROOT_SET_ENABLE_MASK; in CLOCK_EnableClock()
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MD7/drivers/
Dfsl_clock.c1059 CCM_REG_SET(ccgr) = (uint32_t)kCLOCK_ClockNeededAll; in CLOCK_EnableClock()
1063 CCM_REG_SET(rootClk) = CCM_TARGET_ROOT_SET_ENABLE_MASK; in CLOCK_EnableClock()
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MQ5/drivers/
Dfsl_clock.c1059 CCM_REG_SET(ccgr) = (uint32_t)kCLOCK_ClockNeededAll; in CLOCK_EnableClock()
1063 CCM_REG_SET(rootClk) = CCM_TARGET_ROOT_SET_ENABLE_MASK; in CLOCK_EnableClock()
/hal_nxp-3.7.0/mcux/mcux-sdk/devices/MIMX8MD6/drivers/
Dfsl_clock.c1059 CCM_REG_SET(ccgr) = (uint32_t)kCLOCK_ClockNeededAll; in CLOCK_EnableClock()
1063 CCM_REG_SET(rootClk) = CCM_TARGET_ROOT_SET_ENABLE_MASK; in CLOCK_EnableClock()

12