Home
last modified time | relevance | path

Searched refs:Var2 (Results 1 – 5 of 5) sorted by relevance

/hal_nxp-3.6.0/s32/drivers/s32k3/Mcu/src/
DClock_Ip_ProgFreqSwitch.c179 uint32 Var2; in Clock_Ip_CgmXPcfsSdurDivcDiveDivs() local
243Var2 = 1UL << 30U; /* The second-to-top bit is set: use 1u << 14 for uint16 type; use 1uL<<30 fo… in Clock_Ip_CgmXPcfsSdurDivcDiveDivs()
249 while (Var2 > Var1) in Clock_Ip_CgmXPcfsSdurDivcDiveDivs()
251 Var2 = Var2 >> 2; in Clock_Ip_CgmXPcfsSdurDivcDiveDivs()
255 while (Var2 != 0U) in Clock_Ip_CgmXPcfsSdurDivcDiveDivs()
257 if (Var1 >= (Var3 + Var2)) in Clock_Ip_CgmXPcfsSdurDivcDiveDivs()
259 Var1 = Var1 - (Var3 + Var2); in Clock_Ip_CgmXPcfsSdurDivcDiveDivs()
260 Var3 = Var3 + (Var2 << 1U); in Clock_Ip_CgmXPcfsSdurDivcDiveDivs()
264 Var2 = Var2 >> 2U; in Clock_Ip_CgmXPcfsSdurDivcDiveDivs()
293 (void)Var2; in Clock_Ip_CgmXPcfsSdurDivcDiveDivs()
DClock_Ip_Frequency.c3996 uint32 Var2; in Clock_Ip_PLL_VCO() local
4019 Var2 = Mfi - (Var1 * Rdiv); /* Mfi minus Var1 multiplied by Rdiv */ in Clock_Ip_PLL_VCO()
4035 if ((Var2 == ((uint32)(Fin * Var2) / Fin)) && (CLOCK_IP_PLL_VCO_MAX_FREQ >= Fout)) in Clock_Ip_PLL_VCO()
4037 …Fout += Fin / Rdiv * Var2; /* Fin divided by Rdiv and multiplied by V… in Clock_Ip_PLL_VCO()
/hal_nxp-3.6.0/s32/drivers/s32ze/Mcu/src/
DClock_Ip_ProgFreqSwitch.c178 uint32 Var2; in Clock_Ip_CgmXPcfsSdurDivcDiveDivs() local
246Var2 = 1UL << 30U; /* The second-to-top bit is set: use 1u << 14 for uint16 type; use 1uL<<30 fo… in Clock_Ip_CgmXPcfsSdurDivcDiveDivs()
252 while (Var2 > Var1) in Clock_Ip_CgmXPcfsSdurDivcDiveDivs()
254 Var2 = Var2 >> 2; in Clock_Ip_CgmXPcfsSdurDivcDiveDivs()
258 while (Var2 != 0U) in Clock_Ip_CgmXPcfsSdurDivcDiveDivs()
260 if (Var1 >= (Var3 + Var2)) in Clock_Ip_CgmXPcfsSdurDivcDiveDivs()
262 Var1 = Var1 - (Var3 + Var2); in Clock_Ip_CgmXPcfsSdurDivcDiveDivs()
263 Var3 = Var3 + (Var2 << 1U); in Clock_Ip_CgmXPcfsSdurDivcDiveDivs()
267 Var2 = Var2 >> 2U; in Clock_Ip_CgmXPcfsSdurDivcDiveDivs()
296 (void)Var2; in Clock_Ip_CgmXPcfsSdurDivcDiveDivs()
DClock_Ip_Frequency.c4085 uint32 Var2; in PLL_VCO() local
4098 Var2 = Mfi - (Var1 * Rdiv); /* Mfi minus Var1 multiplied by Rdiv */ in PLL_VCO()
4114 if ((Var2 == ((uint32)(Fin * Var2) / Fin)) && (CLOCK_IP_PLL_VCO_MAX_FREQ >= Fout)) in PLL_VCO()
4116 …Fout += Fin / Rdiv * Var2; /* Fin divided by Rdiv and multiplied by V… in PLL_VCO()
/hal_nxp-3.6.0/s32/drivers/s32k1/Mcu/src/
DClock_Ip_Frequency.c1623 uint32 Var2; in PLL_VCO() local
1642Var2 = Mul - (Var1 * Prediv); /* mfi minus aux1 multiply by (Prediv multiply by 2); */ in PLL_VCO()
1655 if ((Var2 == ((uint32)(Fin * Var2) / Fin)) && (CLOCK_IP_PLL_VCO_MAX_FREQ >= Fout)) in PLL_VCO()
1657 …Fout += (Fin * Var2) / Prediv ; /* Fin divide by (Prediv multiply by 2) multiply by Var2;… in PLL_VCO()