| /hal_nxp-3.6.0/mcux/mcux-sdk/drivers/lpi2c/ |
| D | fsl_lpi2c.h | 729 *txCount = (base->MFSR & LPI2C_MFSR_TXCOUNT_MASK) >> LPI2C_MFSR_TXCOUNT_SHIFT; in LPI2C_MasterGetFifoCounts()
733 *rxCount = (base->MFSR & LPI2C_MFSR_RXCOUNT_MASK) >> LPI2C_MFSR_RXCOUNT_SHIFT; in LPI2C_MasterGetFifoCounts()
|
| D | fsl_lpi2c.c | 1349 …if ((handle->transfer.direction == kLPI2C_Write) && ((base->MFSR & LPI2C_MFSR_TXCOUNT_MASK) == 0U)) in LPI2C_TransferStateMachineWaitState()
|
| /hal_nxp-3.6.0/s32/drivers/s32k1/BaseNXP/header/ |
| D | S32K146_LPI2C.h | 92 __I uint32_t MFSR; /**< Master FIFO Status Register, offset: 0x5C */ member
|
| D | S32K144W_LPI2C.h | 92 __I uint32_t MFSR; /**< Master FIFO Status Register, offset: 0x5C */ member
|
| D | S32K144_LPI2C.h | 92 __I uint32_t MFSR; /**< Master FIFO Status Register, offset: 0x5C */ member
|
| D | S32K116_LPI2C.h | 92 __I uint32_t MFSR; /**< Master FIFO Status Register, offset: 0x5C */ member
|
| D | S32K118_LPI2C.h | 92 __I uint32_t MFSR; /**< Master FIFO Status Register, offset: 0x5C */ member
|
| D | S32K142W_LPI2C.h | 92 __I uint32_t MFSR; /**< Master FIFO Status Register, offset: 0x5C */ member
|
| D | S32K142_LPI2C.h | 92 __I uint32_t MFSR; /**< Master FIFO Status Register, offset: 0x5C */ member
|
| D | S32K148_LPI2C.h | 92 __I uint32_t MFSR; /**< Master FIFO Status Register, offset: 0x5C */ member
|
| /hal_nxp-3.6.0/s32/drivers/s32k3/BaseNXP/header/ |
| D | S32K344_LPI2C.h | 92 __I uint32_t MFSR; /**< Master FIFO Status, offset: 0x5C */ member
|
| /hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKE14Z4/ |
| D | MKE14Z4.h | 3531 __I uint32_t MFSR; /**< Master FIFO Status Register, offset: 0x5C */ member
|
| /hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKE15Z4/ |
| D | MKE15Z4.h | 3532 __I uint32_t MFSR; /**< Master FIFO Status Register, offset: 0x5C */ member
|
| /hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKE12Z7/ |
| D | MKE12Z7.h | 6359 __I uint32_t MFSR; /**< Master FIFO Status Register, offset: 0x5C */ member
|
| /hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKE16Z4/ |
| D | MKE16Z4.h | 3530 __I uint32_t MFSR; /**< Master FIFO Status Register, offset: 0x5C */ member
|
| /hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKE13Z7/ |
| D | MKE13Z7.h | 6361 __I uint32_t MFSR; /**< Master FIFO Status Register, offset: 0x5C */ member
|
| /hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKE17Z7/ |
| D | MKE17Z7.h | 6363 __I uint32_t MFSR; /**< Master FIFO Status Register, offset: 0x5C */ member
|
| /hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKE15Z7/ |
| D | MKE15Z7.h | 6093 __I uint32_t MFSR; /**< Master FIFO Status Register, offset: 0x5C */ member
|
| /hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKE14Z7/ |
| D | MKE14Z7.h | 6091 __I uint32_t MFSR; /**< Master FIFO Status Register, offset: 0x5C */ member
|
| /hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKE14F16/ |
| D | MKE14F16.h | 8539 __I uint32_t MFSR; /**< Master FIFO Status Register, offset: 0x5C */ member
|
| /hal_nxp-3.6.0/mcux/mcux-sdk/devices/K32L2A31A/ |
| D | K32L2A31A.h | 7407 __I uint32_t MFSR; /**< Master FIFO Status Register, offset: 0x5C */ member
|
| /hal_nxp-3.6.0/mcux/mcux-sdk/devices/K32L2A41A/ |
| D | K32L2A41A.h | 7407 __I uint32_t MFSR; /**< Master FIFO Status Register, offset: 0x5C */ member
|
| /hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKE16F16/ |
| D | MKE16F16.h | 9538 __I uint32_t MFSR; /**< Master FIFO Status Register, offset: 0x5C */ member
|
| /hal_nxp-3.6.0/mcux/mcux-sdk/devices/MKE18F16/ |
| D | MKE18F16.h | 9543 __I uint32_t MFSR; /**< Master FIFO Status Register, offset: 0x5C */ member
|
| /hal_nxp-3.6.0/mcux/mcux-sdk/devices/K32L3A60/ |
| D | K32L3A60_cm0plus.h | 9180 __I uint32_t MFSR; /**< Master FIFO Status Register, offset: 0x5C */ member
|
