Home
last modified time | relevance | path

Searched refs:GPR5_PCTL_EDMA5PCTL_PCTL_0_MASK (Results 1 – 2 of 2) sorted by relevance

/hal_nxp-3.6.0/s32/drivers/s32ze/BaseNXP/header/
DS32Z2_GPR5_PCTL.h107 #define GPR5_PCTL_EDMA5PCTL_PCTL_0_MASK (0x1U) macro
110 …(uint32_t)(((uint32_t)(x)) << GPR5_PCTL_EDMA5PCTL_PCTL_0_SHIFT)) & GPR5_PCTL_EDMA5PCTL_PCTL_0_MASK)
/hal_nxp-3.6.0/s32/drivers/s32ze/Mcu/src/
DClock_Ip_Frequency.c2605 …Frequency &= Clock_Ip_u32EnableGate[((IP_GPR5_PCTL->EDMA5PCTL & GPR5_PCTL_EDMA5PCTL_PCTL_0_MASK) >… in Clock_Ip_Get_EDMA5_CLK_Frequency()