Home
last modified time | relevance | path

Searched refs:DSPI0PCTL (Results 1 – 2 of 2) sorted by relevance

/hal_nxp-3.6.0/s32/drivers/s32ze/BaseNXP/header/
DS32Z2_GPR0_PCTL.h74 __IO uint32_t DSPI0PCTL; /**< SPI_0 Clock Control Enable, offset: 0x4 */ member
/hal_nxp-3.6.0/s32/drivers/s32ze/Mcu/src/
DClock_Ip_Frequency.c1853 …Frequency &= Clock_Ip_u32EnableGate[((IP_GPR0_PCTL->DSPI0PCTL & GPR0_PCTL_DSPI0PCTL_PCTL_MASK) >> … in Clock_Ip_Get_SPI0_CLK_Frequency()