Home
last modified time | relevance | path

Searched refs:DMA0_TRIG7_PIO0_26 (Results 1 – 7 of 7) sorted by relevance

/hal_nxp-3.6.0/dts/nxp/lpc/
DLPC51U68JBD48-pinctrl.h763 #define DMA0_TRIG7_PIO0_26 IOCON_MUX(26, IOCON_TYPE_D, 0) /* PIO0_26 */ macro
DLPC54114J256UK49-pinctrl.h866 #define DMA0_TRIG7_PIO0_26 IOCON_MUX(26, IOCON_TYPE_D, 0) /* PIO0_26 */ macro
DLPC51U68JBD64-pinctrl.h822 #define DMA0_TRIG7_PIO0_26 IOCON_MUX(26, IOCON_TYPE_D, 0) /* PIO0_26 */ macro
DLPC54114J256BD64-pinctrl.h934 #define DMA0_TRIG7_PIO0_26 IOCON_MUX(26, IOCON_TYPE_D, 0) /* PIO0_26 */ macro
/hal_nxp-3.6.0/dts/nxp/nxp_imx/rt/
DMIMXRT685SFAWBR-pinctrl.h2218 #define DMA0_TRIG7_PIO0_26 IOPCTL_MUX(26, 0) /* PIO0_26 */ macro
DMIMXRT685SFVKB-pinctrl.h2413 #define DMA0_TRIG7_PIO0_26 IOPCTL_MUX(26, 0) /* PIO0_26 */ macro
DMIMXRT685SFFOB-pinctrl.h2413 #define DMA0_TRIG7_PIO0_26 IOPCTL_MUX(26, 0) /* PIO0_26 */ macro