Home
last modified time | relevance | path

Searched refs:DMA0_TRIG5_PIO0_3 (Results 1 – 7 of 7) sorted by relevance

/hal_nxp-3.6.0/dts/nxp/lpc/
DLPC51U68JBD64-pinctrl.h129 #define DMA0_TRIG5_PIO0_3 IOCON_MUX(3, IOCON_TYPE_D, 0) /* PIO0_3 */ macro
DLPC54114J256BD64-pinctrl.h143 #define DMA0_TRIG5_PIO0_3 IOCON_MUX(3, IOCON_TYPE_D, 0) /* PIO0_3 */ macro
/hal_nxp-3.6.0/dts/nxp/nxp_imx/rt/
DMIMXRT685SFAWBR-pinctrl.h283 #define DMA0_TRIG5_PIO0_3 IOPCTL_MUX(3, 0) /* PIO0_3 */ macro
DMIMXRT595SFAWC-pinctrl.h335 #define DMA0_TRIG5_PIO0_3 IOPCTL_MUX(3, 0) /* PIO0_3 */ macro
DMIMXRT685SFVKB-pinctrl.h285 #define DMA0_TRIG5_PIO0_3 IOPCTL_MUX(3, 0) /* PIO0_3 */ macro
DMIMXRT595SFFOC-pinctrl.h337 #define DMA0_TRIG5_PIO0_3 IOPCTL_MUX(3, 0) /* PIO0_3 */ macro
DMIMXRT685SFFOB-pinctrl.h285 #define DMA0_TRIG5_PIO0_3 IOPCTL_MUX(3, 0) /* PIO0_3 */ macro