Home
last modified time | relevance | path

Searched refs:DMA0_TRIG10_PIO1_7 (Results 1 – 8 of 8) sorted by relevance

/hal_nxp-3.6.0/dts/nxp/lpc/
DLPC51U68JBD48-pinctrl.h1098 #define DMA0_TRIG10_PIO1_7 IOCON_MUX(39, IOCON_TYPE_D, 0) /* PIO1_7 */ macro
DLPC54114J256UK49-pinctrl.h1251 #define DMA0_TRIG10_PIO1_7 IOCON_MUX(39, IOCON_TYPE_D, 0) /* PIO1_7 */ macro
DLPC51U68JBD64-pinctrl.h1157 #define DMA0_TRIG10_PIO1_7 IOCON_MUX(39, IOCON_TYPE_D, 0) /* PIO1_7 */ macro
DLPC54114J256BD64-pinctrl.h1319 #define DMA0_TRIG10_PIO1_7 IOCON_MUX(39, IOCON_TYPE_D, 0) /* PIO1_7 */ macro
/hal_nxp-3.6.0/dts/nxp/nxp_imx/rt/
DMIMXRT595SFAWC-pinctrl.h3469 #define DMA0_TRIG10_PIO1_7 IOPCTL_MUX(39, 0) /* PIO1_7 */ macro
DMIMXRT685SFVKB-pinctrl.h3489 #define DMA0_TRIG10_PIO1_7 IOPCTL_MUX(39, 0) /* PIO1_7 */ macro
DMIMXRT595SFFOC-pinctrl.h3471 #define DMA0_TRIG10_PIO1_7 IOPCTL_MUX(39, 0) /* PIO1_7 */ macro
DMIMXRT685SFFOB-pinctrl.h3489 #define DMA0_TRIG10_PIO1_7 IOPCTL_MUX(39, 0) /* PIO1_7 */ macro