Home
last modified time | relevance | path

Searched refs:DMA0_TRIG00_PIO0_2 (Results 1 – 13 of 13) sorted by relevance

/hal_nxp-3.6.0/dts/nxp/lpc/
DLPC55S06JHI48-pinctrl.h41 #define DMA0_TRIG00_PIO0_2 IOCON_MUX(2, IOCON_TYPE_D, 0) /* PIO0_2 */ macro
DLPC55S16JBD64-pinctrl.h170 #define DMA0_TRIG00_PIO0_2 IOCON_MUX(2, IOCON_TYPE_D, 0) /* PIO0_2 */ macro
DLPC55S28JBD64-pinctrl.h172 #define DMA0_TRIG00_PIO0_2 IOCON_MUX(2, IOCON_TYPE_D, 0) /* PIO0_2 */ macro
DLPC55S69JBD64-pinctrl.h172 #define DMA0_TRIG00_PIO0_2 IOCON_MUX(2, IOCON_TYPE_D, 0) /* PIO0_2 */ macro
DLPC55S06JBD64-pinctrl.h170 #define DMA0_TRIG00_PIO0_2 IOCON_MUX(2, IOCON_TYPE_D, 0) /* PIO0_2 */ macro
DLPC55S16JEV98-pinctrl.h170 #define DMA0_TRIG00_PIO0_2 IOCON_MUX(2, IOCON_TYPE_D, 0) /* PIO0_2 */ macro
DLPC55S28JBD100-pinctrl.h172 #define DMA0_TRIG00_PIO0_2 IOCON_MUX(2, IOCON_TYPE_D, 0) /* PIO0_2 */ macro
DLPC55S28JEV98-pinctrl.h172 #define DMA0_TRIG00_PIO0_2 IOCON_MUX(2, IOCON_TYPE_D, 0) /* PIO0_2 */ macro
DLPC55S69JEV98-pinctrl.h172 #define DMA0_TRIG00_PIO0_2 IOCON_MUX(2, IOCON_TYPE_D, 0) /* PIO0_2 */ macro
DLPC55S36JHI48-pinctrl.h293 #define DMA0_TRIG00_PIO0_2 IOCON_MUX(2, IOCON_TYPE_D, 0) /* PIO0_2 */ macro
DLPC55S69JBD100-pinctrl.h172 #define DMA0_TRIG00_PIO0_2 IOCON_MUX(2, IOCON_TYPE_D, 0) /* PIO0_2 */ macro
DLPC55S16JBD100-pinctrl.h170 #define DMA0_TRIG00_PIO0_2 IOCON_MUX(2, IOCON_TYPE_D, 0) /* PIO0_2 */ macro
DLPC55S36JBD100-pinctrl.h293 #define DMA0_TRIG00_PIO0_2 IOCON_MUX(2, IOCON_TYPE_D, 0) /* PIO0_2 */ macro